전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM7968 데이터시트(PDF) 90 Page - Advanced Micro Devices

부품명 AM7968
상세설명  TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM7968 데이터시트(HTML) 90 Page - Advanced Micro Devices

Back Button AM7968 Datasheet HTML 86Page - Advanced Micro Devices AM7968 Datasheet HTML 87Page - Advanced Micro Devices AM7968 Datasheet HTML 88Page - Advanced Micro Devices AM7968 Datasheet HTML 89Page - Advanced Micro Devices AM7968 Datasheet HTML 90Page - Advanced Micro Devices AM7968 Datasheet HTML 91Page - Advanced Micro Devices AM7968 Datasheet HTML 92Page - Advanced Micro Devices AM7968 Datasheet HTML 93Page - Advanced Micro Devices AM7968 Datasheet HTML 94Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 127 page
background image
AMD
86
TAXIchip Integrated Circuits Technical Manual
the drive capability of the Transmitter and the termination circuit for multidrop transmis-
sion lines. Similarly, several Transmit bytes can be multiplexed to one Receiver. There
are no drive considerations in this case.
Figure 7-12 shows an example of an unbalanced mode of operation in which one
Transmitter is connected to three Receivers.
Figure 7-12
Unbalanced Configuration Example: One Transmitter to Three Receivers
SERIN
CNB
X1
IGM
8,
9,
10
Am7969
VCC
SERIN
CNB
X1
8,
9,
10
Am7969
SERIN
CNB
X1
IGM
8,
9,
10
Am7969
+
–
SEROUT
8,
9,
10
X1
X2
Am7968
TTL Data IN
Clock
OSC
12330E-34
TTL Data OUT
Note that in the Unbalanced Configuration, attention has to be given to where a Sync
will be needed. Either the Auto-Repeat Receiver Configuration should be used or a
Sync must be provided every (R + 1) bytes, where R is the number of Receivers
cascaded together. More information on proper use and requirement of SYNC, refer to
Appendix C, TAXI TIP #8903.
8.0 TEST MODE
The Phase Locked Loops (PLLs) in the TAXlchips are designed to run within a fre-
quency range that has been set for maximum efficiency and accuracy. The lower limit of
this frequency range is 40 MHz.
In Test Mode, the PLLs of the Transmitter and the Receiver are disconnected and the
internal clock is applied from an external source. This allows the TAXls to function at a
much slower speed. This mode was designed to simplify the testing of TAXls in an
automatic testing production environment. A by-product of Test Mode is that it allows the
user to run the TAXls in systems that are slower than 4 MHz (the minimum byte rate). In
this mode there is no minimum frequency.
A system that needs to transfer data at LOW byte data rates can normally be imple-
mented without modifying the standard setup, and Test Mode need not be used. When
there is no data to be sent, the TAXlchips will keep the line active by sending Syncs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com