전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM7992B 데이터시트(PDF) 5 Page - Advanced Micro Devices

부품명 AM7992B
상세설명  Serial Interface Adapter (SIA)
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM7992B 데이터시트(HTML) 5 Page - Advanced Micro Devices

  AM7992B Datasheet HTML 1Page - Advanced Micro Devices AM7992B Datasheet HTML 2Page - Advanced Micro Devices AM7992B Datasheet HTML 3Page - Advanced Micro Devices AM7992B Datasheet HTML 4Page - Advanced Micro Devices AM7992B Datasheet HTML 5Page - Advanced Micro Devices AM7992B Datasheet HTML 6Page - Advanced Micro Devices AM7992B Datasheet HTML 7Page - Advanced Micro Devices AM7992B Datasheet HTML 8Page - Advanced Micro Devices AM7992B Datasheet HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 27 page
background image
Am7992B
5
X
1, X2
Biased Crystal Oscillator (Input)
X
1 is the input and X2 is the bypass port. When con-
nected for crystal operation, the system clock that ap-
pears at TCLK is half the frequency of the crystal
oscillator. X
1 may be driven from an external source of
two times the data rate.
RF
Frequency Setting Voltage-Controlled Oscillator
(V
CO) Loop Filter (Output)
This loop filter output is a reference voltage for the re-
ceive path phase detector. It also is a reference for tim-
ing noise immunity circuits in the collision and receive
enable path. Nominal reference V
CO gain is 1.25 TCLK
frequency MHz/V.
PF
Receive Path V
CO Phase-Locked Loop Filter (Input)
This loop filter input is the control for receive path loop
damping. Frequency of the receive V
CO is internally lim-
ited to transmit frequency
±12%. Nominal receive V
CO
gain is 0.25 reference V
CO gain MHz/V.
TEST
Test Control (Input)
A static input that is connected to V
CC for Am7992B/
Am7990 operation and to ground for testing of
Receive
± path threshold and RCLK output HIGH
parameters. When TEST is grounded, RX is enabled
and RCLK is enabled except during clock acquisition,
when RCLK is HIGH.
GND1
High Current Ground
GND2
Logic Ground
GND3
Voltage-Controlled Oscillator Ground
V
CC1
High Current and Logic Supply
V
CC2
Voltage-Controlled Oscillator Supply



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com