전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AMC008DFLKA 데이터시트(PDF) 40 Page - Advanced Micro Devices

부품명 AMC008DFLKA
상세설명  4, 8, 20, or 32 Megabyte 5.0 Volt-only Flash Memory PC Card
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMC008DFLKA 데이터시트(HTML) 40 Page - Advanced Micro Devices

Back Button AMC008DFLKA Datasheet HTML 36Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 37Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 38Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 39Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 40Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 41Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 42Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 43Page - Advanced Micro Devices AMC008DFLKA Datasheet HTML 44Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 46 page
background image
40
AmC0XXDFLKA
AC CHARACTERISTICS—ALTERNATE CE CONTROLLED WRITES
Write/Erase/Program Operations
Notes:
1. Rise/Fall
≤10 ns.
2. Maximum specification not needed due to the internal stop timer that will stop any erase or write operation that exceed the
device specification.
3. Card Enable Controlled Programming:
Flash Programming is controlled by the valid combination of the Card Enable (CE1, CE2) and Write Enable (WE) signals. For
systems that use the Card Enable signal(s) to define the write pulse width, all Setup, Hold, and inactive Write Enable timing
should be measured relative to the Card Enable signal(s).
4. Embedded Program Operation of 8
µs consist of 6 µs program pulse and 2 µs write recovery before read.This is the minimum
time for one pass through the programming algorithm. D5 = “1” only after a byte takes longer than 2 ms to Write.
Card Speed
Parameter Symbol
Parameter Description
-150 ns
Unit
JEDEC
Standard
Min
Max
tAVAV
tWC
Write Cycle Time
150
ns
tAVEL
tAS
Address Setup Time
20
ns
tELAX
tAH
Address Hold Time
55
ns
tDVEH
tDS
Data Setup Time
50
ns
tEHDX
tDH
Data Hold Time
20
ns
tGLDV
tOE
Output Enable Hold Time for Embedded Algorithm
20
ns
tGHEL
Read Recovery Time before Write
20
ns
tWLEL
tWS
WE Setup Time before CE
0ns
tEHWH
tWH
WE Hold Time
0
ns
tELEH
tCP
CE Pulse Width
80
ns
tEHEL
tCPH
CE Pulse Width HIGH (Note 3)
50
ns
tEHEH3
Embedded Programming Operation (Notes 3, 4)
8
µs
2ms
tEHEH4
Embedded Erase Operation for each 64K byte Memory Sector
(Notes 1, 2)
s
tVCS
VCC Setup Time to Write Enable LOW
50
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com