전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADS5522IPAP 데이터시트(PDF) 25 Page - Texas Instruments

Click here to check the latest version.
부품명 ADS5522IPAP
상세설명  12-Bit, 80 MSPS Analog-To-Digital Converter
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

ADS5522IPAP 데이터시트(HTML) 25 Page - Texas Instruments

Back Button ADS5522IPAP Datasheet HTML 21Page - Texas Instruments ADS5522IPAP Datasheet HTML 22Page - Texas Instruments ADS5522IPAP Datasheet HTML 23Page - Texas Instruments ADS5522IPAP Datasheet HTML 24Page - Texas Instruments ADS5522IPAP Datasheet HTML 25Page - Texas Instruments ADS5522IPAP Datasheet HTML 26Page - Texas Instruments ADS5522IPAP Datasheet HTML 27Page - Texas Instruments ADS5522IPAP Datasheet HTML 28Page - Texas Instruments ADS5522IPAP Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 32 page
background image
www.ti.com
ADS5522
CLKP
CLKM
0.01 F
m
SquareWave
orSineW ave
(3VPP)
0.01 F
m
100
95
90
85
80
75
70
65
60
Clock Duty Cycle
− %
35
40
50
45
55
65
60
SFDR
SNR
f
IN = 20MHz
0.01 F
m
0.01 F
m
ADS5522
CLKM
CLKP
DifferentialSquareWave
orSineWave
(3VPP)
95
90
85
80
75
70
65
60
Differential Clock Amplitude
− V
0
0.5
1.0
1.5
2.0
2.5
3.0
f
IN = 70MHz
SFDR
SNR
ADS5522
SBAS320C – MAY 2004 – REVISED FEBRUARY 2007
When driven with a single-ended CMOS clock input,
it is best to connect CLKM (pin 11) to ground with a
0.01-
µF capacitor, while CLKP is ac-coupled with a
0.01-
µF capacitor to the clock source, as shown in
Figure 44.
Figure 44. AC-Coupled, Single-Ended Clock Input
The ADS5522 clock input can also be driven
Figure 46. AC Performance vs Clock Duty Cycle
differentially,
reducing
susceptibility
to
common-mode noise. In this case, it is best to
Bandpass filtering of the source can help produce a
connect both clock inputs to the differential input
50% duty cycle clock and reduce the effect of jitter.
clock signal with 0.01-
µF capacitors, as shown in
When using a sinusoidal clock, the clock jitter further
Figure 45.
improves as the amplitude is increased. In that
sense, using a differential clock allows for the use of
larger amplitudes without exceeding the supply rails
and absolute maximum ratings of the ADC clock
input. Figure 47 shows the performance variation of
the device versus input clock amplitude. For detailed
clocking
schemes
based
on
transformer
or
PECL-level clocks, see the ADS5522EVM User's
Guide (SLWU010), available for download from
www.ti.com.
Figure 45. AC-Coupled, Differential Clock Input
For
high
input
frequency
sampling,
it
is
recommended to use a clock source with low jitter.
Additionally, the internal ADC core uses both edges
of the clock for the conversion process. This means
that, ideally, a 50% duty cycle should be provided.
Figure 46 shows the performance variation of the
ADC versus clock duty cycle.
Figure 47. AC Performance vs Clock Amplitude
25
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com