전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PSD833F2 데이터시트(PDF) 81 Page - STMicroelectronics

부품명 PSD833F2
상세설명  Flash in-system programmable (ISP) peripherals
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD833F2 데이터시트(HTML) 81 Page - STMicroelectronics

Back Button PSD833F2 Datasheet HTML 77Page - STMicroelectronics PSD833F2 Datasheet HTML 78Page - STMicroelectronics PSD833F2 Datasheet HTML 79Page - STMicroelectronics PSD833F2 Datasheet HTML 80Page - STMicroelectronics PSD833F2 Datasheet HTML 81Page - STMicroelectronics PSD833F2 Datasheet HTML 82Page - STMicroelectronics PSD833F2 Datasheet HTML 83Page - STMicroelectronics PSD833F2 Datasheet HTML 84Page - STMicroelectronics PSD833F2 Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 128 page
background image
PSD8XXFX
Power management
Doc ID 7833 Rev 7
81/128
Figure 31.
APD unit
17.2
For users of the HC11 (or compatible)
The HC11 turns off its E clock when it sleeps. Therefore, if you are using an HC11 (or
compatible) in your design, and you wish to use the Power-down mode, you must not
connect the E clock to CLKIN (PD1). You should instead connect a crystal oscillator to
CLKIN (PD1). The crystal oscillator frequency must be less than 15 times the frequency of
AS. The reason for this is that if the frequency is greater than 15 times the frequency of AS,
the PSD keeps going into Power-down mode.
17.3
Other power saving options
The PSD offers other reduced power saving options that are independent of the Power-
down mode. Except for PSD Chip Select input (CSI, PD2) features, they are enabled by
setting bits in PMMR0 and PMMR2.
APD EN
PMMR0 BIT 1=1
ALE
RESET
CSI
CLKIN
TRANSITION
DETECTION
EDGE
DETECT
APD
COUNTER
POWER DOWN
(PDN)
DISABLE BUS
INTERFACE
EEPROM SELECT
FLASH SELECT
SRAM SELECT
PD
CLR
PD
DISABLE
FLASH/EEPROM/SRAM
PLD
SELECT
AI02891
Table 30.
PSD timing and standby current during Power-down mode
Mode
PLD propagation delay
Memory
access time
Access recovery time
to normal access
Typical standby current
5V VCC
3V VCC
Power-down
Normal tPD
(1)
No access
tLVDV
75 µA(2)
25 µA(2)
1.
Power-down does not affect the operation of the PLD. The PLD operation in this mode is based only on the Turbo Bit.
2.
Typical current consumption assuming no PLD inputs are changing state and the PLD Turbo Bit is ’0.’
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com