A43L0616AV datasheet(4/45 Pages) AMICC

4 / 45 page

A43L0616A

(May, 2001, Version 1.0)

AMIC Technology, Inc.

Pin Descriptions

Symbol

Name

Description

CLK

System Clock

Active on the positive going edge to sample all inputs.

Chip Select

Disables or Enables device operation by masking or enabling all inputs except

CLK, CKE and L(U)DQM

CKE

Clock Enable

Masks system clock to freeze operation from the next clock cycle.

CKE should be enabled at least one clock + tss prior to new command.

Disable input buffers for power down in standby.

A0~A10/AP

Address

Row / Column addresses are multiplexed on the same pins.

Row address : RA0~RA10, Column address: CA0~CA7

Bank Select Address

Selects bank to be activated during row address latch time.

Selects band for read/write during column address latch time.

RAS

Row Address Strobe

Latches row addresses on the positive going edge of the CLK with RAS low.

Enables row access & precharge.

CAS

Column Address

Strobe

Latches column addresses on the positive going edge of the CLK with CAS low.

Enables column access.

Write Enable

Enables write operation and Row precharge.

L(U)DQM

Data Input/Output

Mask

Makes data output Hi-Z, t SHZ after the clock and masks the output.

Blocks data input when L(U)DQM active.

DQ0-15

Data Input/Output

Data inputs/outputs are multiplexed on the same pins.

VDD/VSS

Power

Supply/Ground

Power Supply: +3.3V

±0.3V/Ground

VDDQ/VSSQ

Data Output

Power/Ground

Provide isolated Power/Ground to DQs for improved noise immunity.

NC/RFU

No Connection

A43L0616AV 데이터시트(PDF) 4 Page - AMIC Technology

A43L0616AV 데이터시트(HTML) 4 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

데이터시트 다운로드

링크 URL