TLC32046MFKB datasheet(40/56 Pages) TI

40 / 56 page

4–2

DATA-DR

FSX, FSR, FSD

td (CH-DR)

tsu (DX)

D15

D14

D13

D12

Don’t Care

D11

D12

D13

D14

D15

D11

D12

D13

D14

D15

8 V

2 V

8 V

2 V

8 V

td (CH-FL)

td (CH-FH)

tc (SCLK)

D11

2 V

SHIFT

CLK

Figure 4–2. Dual-Word (Telephone Interface) Mode Timing

FSX, FSR†

td (CH–DR)

tsu (DX)

Don’t Care

D11

D12

D13

D14

D15

D11

D12

D13

D14

D15

8 V

2 V

8 V

2 V

8 V

td (CH-FL)

td (CH-FH)

tc (SCLK)

2 V

SHIFT

CLK

8 V

2 V

th (DX)

td (CH-EL)

td (CH-EH)

EODX, EODR‡

Figure 4–3. Word Timing

† The time between falling edges of FSR is the A/D conversion period and the time between falling edges of FSX is the

D/A conversion period.

‡ In the word format, EODX and EODR go low to signal the end of a 16-bit data word to the processor. The word-cycle

is 20 shift-clocks wide, giving a four-clock period setup time between data words.

TLC32046MFKB 데이터시트(PDF) 40 Page - Texas Instruments

TLC32046MFKB 데이터시트(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL