 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AS3517H-ECTP 데이터시트(PDF) 32 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3517H-ECTP 데이터시트(HTML) 32 Page - ams AG |
|
|
32 / 94 page  AS3517 V17 Data Sheet, Confidential © 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Parameter Figure 17 I2C timing Table 25 I2C Operating Conditions Symbol Parameter Min Typ Max Unit Notes VCSL CSCL, CSDA Low Input Level 0 - 0.87 V (max 30%DVDD) VCSH CSCL, CSDA High Input Level 2.03 - 5.5 V CSCL, CSDA (min 70%DVDD) HYST CSCL, CSDA Input Hysteresis 200 450 800 mV VOL CSDA Low Output Level - - 0.4 V at 3mA Tsp Spike insensitivity 50 100 - ns TH Clock high time 500 ns max. 400kHz clock speed TL Clock low time 500 ns max. 400kHz clock speed TSU 250 - - ns CSDA has to change Tsetup before rising edge of CSCL THD 0 - - ns No hold time needed for CSDA relative to rising edge of CSCL TS 200 - - ns CSDA H hold time relative to CSDA edge for start/stop/rep_start TPD 50 ns CSDA prop delay relative to lowgoing edge of CSCL DVDD =2.9V, Tamb=25ºC; unless otherwise specified Revision 1v3 31 - 93 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
