AS3543 datasheet(72/92 Pages) AMSCO

72 / 92 page

www.austriamicrosystems.com

Revision 1.11

71 - 91

AS3543 3v2

Data Sheet - R e g i s t e r D e f i n i t i o n

3:2

DRIVE_XRES<1:0>

R/W

Sets the XRES output pin to open-drain, push-pull or tri-state

and sets various driving strengths

00: 6mA open-drain output

01: 6mA push-pull output

10: 1mA push-pull output

11: HiZ, stri-state

1:0

MUX_XRES<1:0>

R/W

Multiplexes various digital signals to the XRES output pin

00: XRES, active low reset signal

01: CLK32k, 32kHz RTC oszillator output

10: CLKINT1, internal clock signal, see Clk_Cntr regsiter

11: PWM, PMW_Cntr register

Table 69. Out_Cntr2 Register

Name

Base

Default

Out_Cntr2

2-wire serial

00h

Offset: 1Ah-2

Q24M and Q32k Output Control Register

This is an extended register and needs to be enabled by writing 010b to Reg. 1Ch first.

This register is reset at a AVDD27-POR.

Bit

Bit Name

Default

Access

Bit Description

7:6

DRIVE_Q24M<1:0>

R/W

Sets the PWGD output pin to push-pull or tri-state and sets

various driving strengths

00: 6mA push-pull output

01: HiZ, stri-state

10: 2mA push-pull output

11: 1mA push-pull output

5:4

MUX_Q24M<1:0>

R/W

Multiplexes various digital signals to the PWGD output pin

00: CLK24M, 24MHz oszillator output signal

01: CLKINT1, internal clock signal, see Clk_Cntr regsiter

10: CLKINT2, internal clock signal, see Clk_Cntr regsiter

11: PWM, PMW_Cntr register

3:2

DRIVE_Q32k<1:0>

R/W

Sets the XRES output pin to push-pull or tri-state and sets

various driving strengths

00: 6mA push-pull output

01: HiZ, stri-state

10: 2mA push-pull output

11: 1mA push-pull output

1:0

MUX_Q32k<1:0>

R/W

Multiplexes various digital signals to the XRES output pin

00: CLK32k, 32kHz RTC oszillator output signal

01: CLKINT1, internal clock signal, see Clk_Cntr regsiter

10: CLKINT2, internal clock signal, see Clk_Cntr regsiter

11: PWM, PMW_Cntr register

Table 68. Out_Cntr1 Register

Name

Base

Default

Out_Cntr1

2-wire serial

00h

Offset: 1Ah-1

PWGD and XRES Output Control Register

This is an extended register and needs to be enabled by writing 001b to Reg. 1Ch first.

This register is reset at a AVDD27-POR.

Bit

Bit Name

Default

Access

Bit Description

AS3543 데이터시트(PDF) 72 Page - ams AG

AS3543 데이터시트(HTML) 72 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

데이터시트 다운로드

링크 URL