| 전자부품 데이터시트 검색엔진 |
|
MPC5601PEF0MLL6R 데이터시트(PDF) 66 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5601PEF0MLL6R 데이터시트(HTML) 66 Page - Freescale Semiconductor, Inc |
|
66 / 95 page ![]() MPC5602P Microcontroller Data Sheet, Rev. 4.1 Freescale Semiconductor 66 Figure 17. Pad output delay 3.17 AC timing characteristics 3.17.1 RESET pin characteristics The MPC5602P implements a dedicated bidirectional RESET pin. ttr CC D Output transition time output pin2 FAST configuration CL = 25 pF VDD = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1 —— 4 ns CL = 50 pF — — 6 CL = 100 pF — — 12 CL = 25 pF VDD = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1 —— 4 CL = 50 pF — — 7 CL = 100 pF — — 12 tSYM3 CC T Symmetric transition time, same drive strength between N and P transistor VDD = 5.0 V ± 10%, PAD3V5V = 0 — — 4 ns VDD = 3.3 V ± 10%, PAD3V5V = 1 — — 5 1 VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = 40 °C to TA MAX, unless otherwise specified. 2 CL includes device and package capacitances (CPKG < 5 pF). 3 Transition timing of both positive and negative slopes will differ maximum 50%. Table 34. Output pin transition times (continued) Symbol C Parameter Conditions1 Value Unit Min Typ Max VDD_HV_IOx/2 VOH VOL Rising Edge Output Delay Falling Edge Output Delay Pad Data Input Pad Output |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |