전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DS2406P 데이터시트(PDF) 2 Page - Dallas Semiconductor

부품명 DS2406P
상세설명  Dual Addressable Switch Plus 1K-Bit Memory
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DALLAS [Dallas Semiconductor]
홈페이지  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2406P 데이터시트(HTML) 2 Page - Dallas Semiconductor

  DS2406P Datasheet HTML 1Page - Dallas Semiconductor DS2406P Datasheet HTML 2Page - Dallas Semiconductor DS2406P Datasheet HTML 3Page - Dallas Semiconductor DS2406P Datasheet HTML 4Page - Dallas Semiconductor DS2406P Datasheet HTML 5Page - Dallas Semiconductor DS2406P Datasheet HTML 6Page - Dallas Semiconductor DS2406P Datasheet HTML 7Page - Dallas Semiconductor DS2406P Datasheet HTML 8Page - Dallas Semiconductor DS2406P Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 30 page
background image
DS2406
2 of 30
ADDRESSABLE SWITCH
 DESCRIPTION
The DS2406 Dual Addressable Switch Plus Memory offers a simple way to remotely control a pair of
open drain transistors and to monitor the logic level at each transistor’s output via the 1-Wire bus for
closed loop control. Each DS2406 has its own 64-bit ROM registration number that is factory lasered into
the chip to provide a guaranteed unique identity for absolute traceability. The device’s 1024 bits of
EPROM can be used as electronic label to store information such as switch function, physical location,
and installation date. Communication with the DS2406 follows the standard Dallas Semiconductor 1-
Wire protocol and can be accomplished with minimal hardware such as a single port pin of a
microcontroller. Multiple DS2406 devices can reside on a common 1-Wire network and be operated
independently of each other. Individual devices will respond to a Conditional Search command if they
qualify for certain user-specified conditions, which include the state of the output transistor, the static
logic level or a voltage transition at the transistor’s output.
DS2406 BLOCK DIAGRAM Figure 1
64-BIT
LASERED ROM
PROGRAM
VOLTAGE
DETECT
MEMORY
FUNCTION
CONTROL
CRC16
GENERATOR
PARASITE POWER
INT VDD
DATA
8-BIT
SCRATCHPAD
PIO-A
PIO-B
PIO
CONTROL
STATUS MEMORY
5 BYTES EPROM
1 BYTE SRAM
1-WIRE BUS
DATA MEMORY
1024-BIT EPROM
(4 PAGES OF
32 BYTES EACH)
1-WIRE
FUNCTION
CONTROL
VCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com