전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DS80C400 데이터시트(PDF) 13 Page - Dallas Semiconductor

부품명 DS80C400
상세설명  DS80C400 Network Microcontroller
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DALLAS [Dallas Semiconductor]
홈페이지  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS80C400 데이터시트(HTML) 13 Page - Dallas Semiconductor

Back Button DS80C400 Datasheet HTML 9Page - Dallas Semiconductor DS80C400 Datasheet HTML 10Page - Dallas Semiconductor DS80C400 Datasheet HTML 11Page - Dallas Semiconductor DS80C400 Datasheet HTML 12Page - Dallas Semiconductor DS80C400 Datasheet HTML 13Page - Dallas Semiconductor DS80C400 Datasheet HTML 14Page - Dallas Semiconductor DS80C400 Datasheet HTML 15Page - Dallas Semiconductor DS80C400 Datasheet HTML 16Page - Dallas Semiconductor DS80C400 Datasheet HTML 17Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 97 page
background image
DS80C400 Network Microcontroller
13 of 97
ELECTRICAL CHARACTERISTICS (NONMULTIPLEXED ADDRESS/DATA BUS)
(Note 1)
(VCC3 = 3.0V to 3.6V, VCC1 = 1.8V ±10%, TA = -40°C to +85°C.)
75MHz
VARIABLE CLOCK
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
UNITS
External Crystal Frequency
4
40
Clock Mutliplier 2X Mode
16
37.5
Clock Multiplier 4X Mode
1 / tCLK
11
18.75
MHz
External Oscillator Frequency
DC
75
Clock Mutliplier 2X Mode
16
37.5
Clock Multiplier 4X Mode
1 / tCLK
11
18.75
MHz
PSEN Pulse Width
tPLPH
21.7
2tCLCL - 5
ns
PSEN Low to Valid Instruction In
tPLIV
9.7
2tCLCL - 17
ns
Input Instruction Hold After
PSEN
tPXIX
0
0
ns
Input Instruction Float After
PSEN
tPXIZ
See MOVX
Characteristics
ns
Port 7 Address to Valid Instruction In
tAVIV1
21.0
3tCLCL - 19
ns
Port 2, 4, 6 Address or Port 4 CE to Valid
Instruction In
tAVIV2
27.7
3tCLCL + tCLCH - 19
ns
Note 1: Specifications to -40°C are guaranteed by design and not production tested.
Note 2: All parameters apply to both commercial and industrial temperature operation, unless otherwise noted.
Note 3: tCLCL, tCLCH, tCHCL are time periods associated with the internal system clock and are related to the external clock (tCLK) as defined in the
the System Clock Time Periods table.
Note 4: The precalculated 75MHz min/max timing specifications assume an exact 50% duty cycle.
Note 5: All signals characterized with load capacitance of 80pF except Port 0, Port 2, ALE,
PSEN, RD, and WR with 100pF. The following
signals, when configured for memory interface, are also characterized with 100pF loading: Port 4 (
CE0-3, A16–A19), Port 5.4–5.7
(
PCE0-3), Port 6.0–6.5 (CE4-7, A20, A21), Port 7 (demultiplexed mode A0–A7).
Note 6: References to the XTAL, XTAL1, or CLK signal in timing diagrams is to assist in determining the relative occurrence of events, not for
determing absolute signal timing with respect to the external clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com