| 전자부품 데이터시트 검색엔진 |
|
MIC28304 데이터시트(PDF) 3 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
MIC28304 데이터시트(HTML) 3 Page - Micrel Semiconductor |
|
3 / 39 page ![]() Micrel, Inc. MIC28304 Pin Description (Continued) Pin Number Pin Name Pin Function 7, 8 FREQ Switching Frequency Adjust Input. Leaving this pin open will set the switching frequency to 600kHz. Alternatively a resistor from this pin to ground can be used to lower the switching frequency. 9 to 13 PGND Power Ground. PGND is the return path for the buck converter power stage. The PGND pin connects to the sources of low-side N-Channel external MOSFET, the negative terminals of input capacitors, and the negative terminals of output capacitors. The return path for the power ground should be as small as possible and separate from the analog ground (GND) return path. 14 to 22 PVIN Power Input Voltage. Connection to the drain of the internal high-side power MOSFET. 23 to 38 VOUT Output Voltage. Connection with the internal inductor, the output capacitor should be connected from this pin to PGND as close to the module as possible. 39 NC No Connection. Leave it floating. 49, 50 ANODE Anode Bootstrap Diode Input. Anode connection of internal bootstrap diode, this pin should be connected to the PVDD pin. 52, 53 BSTC Bootstrap Capacitor. Connection to the internal bootstrap capacitor. Leave floating, no connect. 55, 56 BSTR Bootstrap Resistor. Connection to the internal bootstrap resistor and high-side power MOSFET drive circuitry. Leave floating, no connect. 57 FB Feedback Input. Input to the transconductance amplifier of the control loop. The FB pin is regulated to 0.8V. A resistor divider connecting the feedback to the output is used to set the desired output voltage. 58 PGOOD Power Good Output. Open drain output, an external pull-up resistor to external power rails is required. 59 EN Enable Input. A logic signal to enable or disable the buck converter operation. The EN pin is CMOS compatible. Logic high enables the device, logic low shutdowns the regulator. In the disable mode, the input supply current for the device is minimized to 4µA typically. Do not pull EN to PVDD. 61, 62 PVDD Internal +5V Linear Regulator Output. PVDD is the internal supply bus for the device. In the applications with VIN < +5.5V, PVDD should be tied to VIN to by-pass the linear regulator. 63 NC No Connection. Leave it floating. March 25, 2014 3 Revision 1.1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |