전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT45DB321D 데이터시트(PDF) 19 Page - List of Unclassifed Manufacturers

부품명 AT45DB321D
상세설명  32Mb, 2.5V or 2.7V DataFlash
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC2 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC2 - List of Unclassifed Manufacturers

AT45DB321D 데이터시트(HTML) 19 Page - List of Unclassifed Manufacturers

Back Button AT45DB321D_13 Datasheet HTML 15Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 16Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 17Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 18Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 19Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 20Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 21Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 22Page - List of Unclassifed Manufacturers AT45DB321D_13 Datasheet HTML 23Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 52 page
background image
19
AT45DB321D [DATASHEET]
3597T–DFLASH–11/2013
9.4
Status Register Read
The status register can be used to determine the device’s ready/busy status, page size, a main memory page to buffer compare
operation result, the sector protection status, or the device density. The status register can be read at any time, including during
an internally self-timed program or erase operation. To read the status register, the CS pin must be asserted and the opcode of
D7H must be loaded into the device. After the opcode is clocked in, the one-byte status register will be clocked out on the output
pin (SO), starting with the next clock cycle. The data in the status register, starting with the msb (bit 7), will be clocked out on the
SO pin during the next eight clock cycles. After the one byte of the status register has been clocked out, the sequence will
repeat itself (as long as CS remains low and SCK is being toggled). The data in the status register is constantly updated, and so
each repeating sequence will output new data.
Ready/busy status is indicated using bit 7 of the status register. If bit 7 is a one, then the device is not busy and is ready to
accept the next command. If bit 7 is a zero, then the device is in a busy state. Since the data in the status register is constantly
updated, the user must toggle the SCK pin to check the ready/busy status.
There are several operations that can cause the device to be in a busy state:
Main memory page to buffer transfer
Main memory page to buffer compare
Buffer to main memory page program
Main memory page program through buffer
Page erase, block erase, sector erase, and chip erase
Auto page rewrite
The result of the most recent main memory page to buffer compare operation is indicated using bit 6 of the status register. If bit
6 is a zero, then the data in the main memory page matches the data in the buffer. If bit 6 is a one, then at least one bit of the
data in the main memory page does not match the data in the buffer.
Bit 1 of the status register is used to provide information to the user whether sector protection has been enabled or disabled,
either by the software-controlled or hardware-controlled method. A logic one indicates that sector protection has been enabled,
and logic zero indicates that sector protection has been disabled.
Bit 0 o the status register indicates whether the page size of the main memory array is configured for a “power of two” binary
page size (512 bytes) or a standard DataFlash page size (528 bytes). If bit 0 is a one, then the page size is set to 512 bytes. If
bit 0 is a zero, then the page size is set to 528 bytes.
The device density is indicated using bits 5, 4, 3, and 2 of the status register. For the AT45DB321D, the four bits are 1101. The
decimal value of these four binary bits does not equate to the device density — the four bits represent a combinational code
relating to differing densities of DataFlash devices. The device density is not the same as the density code indicated in the
JEDEC device ID information. The device density is provided only for backward compatibility.
Table 9-1.
Status Register Format
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RDY/BUSY
COMP
1
1
0
1
Protect
Page size



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com