MB86604LPFV datasheet(4/56 Pages) FUJITSU

4 / 56 page

MB86604L

s PIN DESCRIPTION

SCSI Interface

* : Regarding the status of information transfer which is indicated by MSG, C/D, and I/O pins, See Table Phase Status.

number

Symbol

Pin name

I/O

Function

REQ

Request

I/O

Transfer request signal in the information transfer phases from

target to initiator. The input signal to this pin is used for the timing

control of data transfer sequence. This is a three-state I/O pin

and an active low pin.

ACK

Acknowledge

I/O

This pin is for the acknowledge signal from initiator to target for

the REQ signal in the information transfer phases. The input

signal to this pin is used for the timing control of data transfer

sequence. This is a three-state I/O pin and an active low pin.

ATN

Attention

I/O

This pin is for the attention signal that initiator requests target for

the message transfer phase. This is an active-low pin.

MSG*

Message

I/O

This pin is for the message signal that specifies type of

information transferred on the data bus. This is an active-low pin

and becomes “L” when message phase is specified.

C/D*

Control/data

I/O

This pin is for the control/data signal that specifies type of

information transferred on the data bus. This an active-low pin

and becomes “L” level when command, status, or message

phase is specified.

I/O*

Input/output

I/O

This pin is for the input/output signal that specifies direction of

information transferred on the data bus. This is an active-low pin.

When this pin is “L” level, the information is transferred from

target to initiator. When this pin is “H” level, the information is

transferred from initiator to target.

BSY

Busy

I/O

This pin is for the SCSI bus busy signal. In the arbitration phase,

this is for the request signal for the use of bus acquisition. This is

an active-low pin.

SEL

Select

I/O

This pin is for the select signal used by initiator to select target

during the selection phase and by target to reselect initiator

during the reselection phase. This is an active-low pin.

RST

Reset

I/O

This pin is for the reset signal used by any device on the bus.

When the device is an input operation, the reset signal is input to

this pin. When output operation, the reset signal is output from

this pin. This is an active-low pin.

11, 12, 13,

17, 18, 19,

20, 22

DB7

DB0

Data bus 7

data bus 0

I/O

These pins are for the bidirectional 8-bit SCSI data bus and 1-bit

odd parity line.

9DBP

Data bus

parity

MB86604LPFV 데이터시트(PDF) 4 Page - fujitsu semiconductor

MB86604LPFV 데이터시트(HTML) 4 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL