전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HDMP-1012 데이터시트(PDF) 40 Page - Agilent(Hewlett-Packard)

부품명 HDMP-1012
상세설명  4Low Cost Gigabit Rate Transmit/Receive Chip Set
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  HP [Agilent(Hewlett-Packard)]
홈페이지  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HDMP-1012 데이터시트(HTML) 40 Page - Agilent(Hewlett-Packard)

Back Button HDMP-1012 Datasheet HTML 34Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 35Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 36Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 37Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 38Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 39Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 40Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 41Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 42Page - Agilent(Hewlett-Packard)  
Zoom Inzoom in Zoom Outzoom out
 40 / 42 page
background image
612
deliver ECL swings directly into
50
Ω. The output impedance is
matched to 50
Ω with a VSWR of
less than 2:1 to above 2 GHz. This
output is ideal for driving the I-
H50 input through a 50
Ω cable
and a 0.1 uF coupling capacitor.
The 150
Ω shunt resistor to
ground improves internal DC bias
of the O-BLL differential output
circuit. The O-BLL driver can also
be connected directly into a high
speed 50
Ω oscilloscope. For
optimum performance, both
output should see the same
impedance. It is necessary that all
used O-BLL outputs be
terminated into 50
Ω. Figure 23
shows various methods of
interfacing O-BLL to I-H50 and
standard ECL logic.
TTL and Positive 5 V
Operation
Many applications require the I/
Os to interface to the standard
TTL logic family. Such TTL/ECL
translators are available in the
industry from various
semiconductor manufacturers.
This works well, but requires two
power supplies since the system is
supporting two different logic
families. This technique is
preferred, since it is easier to
keep a single clean ground plane.
Although G-LINK has been
designed to work with conven-
tional ECL negative supply, a
single positive supply can also be
used. This basically replaces the
traditional ground and Vee planes
with the Vcc and ground planes.
Also, the termination plane Vtt is
shifted up to +3 V. In theory,
since voltages are all relative,
there should be no difference. In
practice, however, the differences
lie in how well the Vcc plane is
bypassed to ground, since all of
the I/Os are referenced to this
plane. It is therefore necessary to
separate any TTL or CMOS Vcc to
this chip set, so that the cleanest
Vcc plane can be achieved.
Figure 22. I-H50 and O-BLL Simplified Circuit Schematic.
ZO = 50 Ω
VEE
VEE
28 mA
80
80
50
150
150
50
50
12
O-BLL
I-H50
HGND
0.1 µF
50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com