전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L99H01 데이터시트(PDF) 31 Page - STMicroelectronics

부품명 L99H01
상세설명  Motor bridge driver for automotive applications
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99H01 데이터시트(HTML) 31 Page - STMicroelectronics

Back Button L99H01 Datasheet HTML 27Page - STMicroelectronics L99H01 Datasheet HTML 28Page - STMicroelectronics L99H01 Datasheet HTML 29Page - STMicroelectronics L99H01 Datasheet HTML 30Page - STMicroelectronics L99H01 Datasheet HTML 31Page - STMicroelectronics L99H01 Datasheet HTML 32Page - STMicroelectronics L99H01 Datasheet HTML 33Page - STMicroelectronics L99H01 Datasheet HTML 34Page - STMicroelectronics L99H01 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 53 page
background image
DocID15567 Rev 6
31/53
L99H01
Functional description of the SPI
52
4
Functional description of the SPI
4.1
Signal description
4.1.1
Serial clock (CLK)
This input signal provides the timing of the serial interface. Data present at serial data input
(DI) is latched on the rising edge of serial clock (CLK). Data on Serial Data Out (DO) is
shifted out at the falling edge of serial clock (CLK).
The serial clock CLK must be active only during a frame (CSN low phase). Any other
switching of CLK close to any CSN edge could generate setup/hold violations in the SPI
logic of the device.
4.1.2
Serial data input (DI)
This input is used to transfer data serially into the device. Values are latched on the rising
edge of serial clock (CLK).
4.1.3
Serial data output (DO)
This output signal is used to transfer data serially out of the device. Data is shifted out on the
falling edge of serial clock (CLK).
DO also reflects the status of the <Global Error Flag> (<Global Status Byte>[7]) while CSN
is low and no clock signal is present.
4.1.4
Chip select not (CSN)
When this input signal is high, the communication interface of the device is deselected and
serial data output (DO) is high impedance. Driving this input low enables the
communication. The communication must start and stop on a low-level of serial clock (CLK).
The SPI can be driven by a microcontroller with its SPI peripheral running in following mode:
CPOL = 0 and CPHA = 0.
For timing details and figures refer to Section 2.5.
4.2
General data description
The SPI communication is based on a SPI interface structure using CSN (chip select not),
DI (serial data in), DO (serial data out/error) and CLK (serial clock) signal lines.
Each DI communication frame consists of a <Command Byte> which is followed by 1 <Data
Byte>.
The data returned on DO within the same frame always starts with the <Global Status
Byte>, which provides general status information about the device. This byte is followed by
1 <Data Byte> (‘In-frame-response’).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com