| 전자부품 데이터시트 검색엔진 |
|
GDC21D301A 데이터시트(PDF) 31 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
GDC21D301A 데이터시트(HTML) 31 Page - Hynix Semiconductor |
|
31 / 35 page ![]() 32 GDC21D301A 7.4.3 Reset Signal Requirement \RESET tRSTw PARAMETER PARAMETER MIN TYP MAX UNIT tRSTw RESET pulse width tCLOCKp - - ns The low pulse width of reset signal should be larger than tCLCOKp, the operating clock period. 7.4.4 Audio/Video/Data Decoder Interface Requirements tREQs CLOCK VID_REQ AUD_REQ DATA_REQ VAD_DATA[7:0] VID_STRB AUD_STRB DATA_STRB tSTRBd tSTRBw tVADh tVADs PARAMETER PARAMETER MIN TYP MAX UNIT tVADs VAD data setup time 30 - - ns tVADh VAD data hold time 30 - - ns tSTRBd STRB to clock delay time - - 18 ns tSTRBw STRB pulse width 30 - - ns tREQs REQ setup time 5 - - ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |