| 전자부품 데이터시트 검색엔진 |
|
GMS81032 데이터시트(PDF) 43 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
GMS81032 데이터시트(HTML) 43 Page - Hynix Semiconductor |
|
43 / 101 page ![]() 4 - 5 4.1.4.1 Control of B.I.T If bit3(BTCL) of CKCTLR is set to ¡È1¡È, B.I.T is cleared, and then, after one machine cycle, BTCL becomes ¡È0¡È, and B.I.T starts counting. BTCL is set to ¡È0¡È in reset state. - - WDTON ENPCK BTCL BTS2 BTS1 BTS0 CKCTLR W <00C7H> BTCL 0 1 B.I.T Operation free-run Automatically cleared, after one cycle 7 0 Clock Control Register 4.1.4.2 Input Clock Selection of Basic Interval Timer The input clock of B.I.T can be selected from the prescaler within a range of 2us to 256us by clock input selection bits(BTS2~BTS0). (at fex = 4MHz). In reset state, or power on reset, BTS2=1, BTS1=1, BTS0=1 to secure the longest oscillation stabilization time. B.I.T can generate the wide range of basic interval time interrupt request(IFBIT) by selecting prescaler output. Interrupt interval can be selected to 8 kinds of interval time as shown in Table. 4.1. Chapter 4. Peripheral Hardware |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |