| 전자부품 데이터시트 검색엔진 |
|
GMS81032 데이터시트(PDF) 46 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
GMS81032 데이터시트(HTML) 46 Page - Hynix Semiconductor |
|
46 / 101 page ![]() 4 - 8 By assigning bit6(WDTCL) of WDTR, 6-bit counter can be cleared - WDTCL WDTR5 WDTR4 WDTR3 WDTR2 WDTR1 WDTR0 WDTR W <00C8H> WDTCL 0 1 Watch Dog Timer Operation Free-run Automatically cleared, after one machine cycle 7 0 Watch Dog Timer Register Determine Interval of IFWDT Interval of IFWDT = Value of WDTR ¡¿ Interval of IFBIT (Caution) : after WDTCL = 1, timer maximum error is one cycle of IFBIT. 4.1.5.2 WDT Interrupt Interval WDT Interrupt(IFWDT) interval is determined by the interrupt IFBIT interval of Basic Interval Timer and the value of WDT Register. Interval of IFWDT = (IFBIT interval) * (WDTR value) Interval of IFWDT : 512us ¡¿ 1 = 512us (MIN>) : 65,536us ¡¿ 63 = 4,128,768us (MAX>) As IFBIT (Basic Interval Timer Interrupt Request) is used for input clock of WDT, Input clock cycle is possible from 512us to 65,536us by BTS. (at fex = 4MHz) *At Hardware reset time ,WDT starts automatically.Therefore, the user must select the CKCTLR,WDTR before WDT overflow. ( Reset WDTR value = 0Fh,15 interval of WDT = 65,536 ¡¿ 15 = 983040 uS (about 1second ) ) Chapter 4. Peripheral Hardware |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |