| 전자부품 데이터시트 검색엔진 |
|
STAC9708 데이터시트(PDF) 44 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
STAC9708 데이터시트(HTML) 44 Page - List of Unclassifed Manufacturers |
|
44 / 56 page ![]() SigmaTel, Inc. Preliminary STAC9708/11 44 10/02/98 9.7 ATE Test Mode Figure 20. ATE Test Mode RESET# SDATA_OUT SDATA_IN, BIT_CLK Toff Hi-Z Tsetup2rst Table 29. ATE Test Mode PARAMETER SYMBOL MIN TYP MAX UNITS Setup to trailing edge of RESET# (also applies to SYNC) Tsetup2rst 15.0 - - ns Rising edge of RESET# to Hi-Z delay Toff - - 25.0 ns Notes: 1. All AC-Link signals are normally low through the trailing edge of RESET#. Bringing SDATA_OUT high for the trailing edge of RESET# causes STAC9708/11’s AC-Link outputs to go high impedance which is suitable for ATE in circuit testing. 2. Once either of the two test modes have been entered, the STAC9708/11 must be issued another RESET# with all AC-Link signals low to return to the normal operating mode. # denotes active low. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |