| 전자부품 데이터시트 검색엔진 |
|
AV9172-03CC16 데이터시트(PDF) 4 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
AV9172-03CC16 데이터시트(HTML) 4 Page - Integrated Circuit Systems |
|
4 / 8 page ![]() 4 AV9172 Pin Configuration Functionality Table for AV9172-03 CLKIN Input Frequency=X, input range is 10 to 50 MHz. Example Table for AV9172-03 (33 MHz input, all frequencies in MHz.) Timing Diagram for AV9172-03 16-Pin SOIC or 16-Pin PDIP Note: The phase alignment between the 1X clock outputs and reference clocks input will be either at a 0 or 180 degrees offset if the 2X clock is used as the feedback signal (con- nected to the FBIN pin). Which relationship occurs is totally random and has the potential to change any time the device has its VDD supply cycled off or the devices input clock removed. EN2 INV# Q0 Q1 Q2 Q3 Q4 Q5 0 0 2X 2X 2X 2X 2X 2X 1 0 2X 2X 2X 2X 2X 1X 0 1 2X 2X 2X 1X 1X 2X 1 1 2X 2X 2X 1X 1X 1X EN2 INV# Q0 Q1 Q2 Q3 Q4 Q5 0 0 66 66 66 66 66 66 1 0 66 66 66 66 66 33 0 1 66 66 66 33 33 66 1 1 66 66 66 33 33 33 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |