전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

28F016SA 데이터시트(PDF) 41 Page - Intel Corporation

부품명 28F016SA
상세설명  28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

28F016SA 데이터시트(HTML) 41 Page - Intel Corporation

Back Button 28F016SA Datasheet HTML 37Page - Intel Corporation 28F016SA Datasheet HTML 38Page - Intel Corporation 28F016SA Datasheet HTML 39Page - Intel Corporation 28F016SA Datasheet HTML 40Page - Intel Corporation 28F016SA Datasheet HTML 41Page - Intel Corporation 28F016SA Datasheet HTML 42Page - Intel Corporation 28F016SA Datasheet HTML 43Page - Intel Corporation 28F016SA Datasheet HTML 44Page - Intel Corporation 28F016SA Datasheet HTML 45Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 55 page
background image
E
28F016SA
41
NOTES:
CE# is defined as the latter of CE0# or CE1# going low or the first of CE0# or CE1# going high.
1.
Read timings during data program and block erase are the same as for normal read.
2.
Refer to command definition tables for valid address and data values.
3.
Sampled, but not 100% tested.
4.
Data program/block erase durations are measured to valid Status Register data.
5.
Word/byte program operations are typically performed with 1 programming pulse.
6.
Address and data are latched on the rising edge of WE# for all command write operations.
7.
This information will be available in a technical paper. Please call Intel’s Application Hotline or your local Intel sales office
for more information.
V
V
WE# (W)
OE# (G)
RP# (P)
V
PP
CEx # (E)
(V)
DEEP
POWER-DOWN
IH
IL
V
V
IH
IL
V
V
IH
IL
ADDRESSES (A)
t
WHEH
ELWL
t
t
WHDX
WHWL
t
V
V
IH
IL
t
WLWH
t
DVWH
V
IH
IL
V
V
IH
V
IL
PHWL
t
HIGH Z
IN
DD
IN
IN
A
t
t
QVVL
D
IN
IL
V
PPH
V
IN
V
t
VPWH
READ EXTENDED
STATUS REGISTER DATA
DATA (D/Q)
WHQV1,2
WRITE DATA-WRITE OR
ERASE SETUP COMMAND
WRITE VALID ADDRESS
& DATA (DATA-WRITE) OR
ERASE CONFIRM COMMAND
AUTOMATED DATA-WRITE
OR ERASE DELAY
V
V
RY/BY# (R)
t
WHRL
t
WHGL
OH
OL
V
V
IH
IL
ADDRESSES (A)
t
AVAV
AVWH
t
t
WHAX
IN
A
READ COMPATIBLE
STATUS REGISTER DATA
D
IN
WRITE READ EXTENDED
REGISTER COMMAND
A=RA
NOTE 1
NOTE 2
NOTE 3
NOTE 4
D
OUT
t
RHPL
t
GHWL
NOTE 5
PPL
V
t
AVAV
AVWH
t
t
WHAX
0489_14
NOTES:
1.
This address string depicts data program/block erase cycles with corresponding verification via ESRD.
2.
This address string depicts data program/block erase cycles with corresponding verification via CSRD.
3.
This cycle is invalid when using CSRD for verification during data program/block erase operations.
4.
CEX# is defined as the latter of CE0# or CE1# going low or the first of CE0# or CE1# going high.
5.
RP# low transition is only to show tRHPL; not valid for above read and program cycles.
Figure 15. AC Waveforms for Command Write Operations



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com