전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

28F016SA 데이터시트(PDF) 44 Page - Intel Corporation

부품명 28F016SA
상세설명  28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

28F016SA 데이터시트(HTML) 44 Page - Intel Corporation

Back Button 28F016SA Datasheet HTML 40Page - Intel Corporation 28F016SA Datasheet HTML 41Page - Intel Corporation 28F016SA Datasheet HTML 42Page - Intel Corporation 28F016SA Datasheet HTML 43Page - Intel Corporation 28F016SA Datasheet HTML 44Page - Intel Corporation 28F016SA Datasheet HTML 45Page - Intel Corporation 28F016SA Datasheet HTML 46Page - Intel Corporation 28F016SA Datasheet HTML 47Page - Intel Corporation 28F016SA Datasheet HTML 48Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 55 page
background image
28F016SA
E
44
5.9
AC Characteristics for CE#–Controlled Command Write Operations:
COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)
VCC = 5.0 to 10%, 5.0V ± 5%, TA = 0
°C to +70°C, –40°C to +85°C
Temp
Commercial
Commercial
Comm/Ext
Versions
VCC ± 5%
28F016SA-070
Unit
VCC ± 10%
28F016SA-080
28F016SA-100
Sym
Parameter
Notes
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
tRHPL
RP# Hold from
Valid Status
Register (CSR,
GSR, BSR)
Data and
RY/BY# High
30
0
0
ns
tPHEL
RP# High
Recovery to
CE# Going Low
11
1
µs
tEHGL
Write Recovery
before Read
60
65
80
µs
tQVVL
VPP Hold from
Valid Status
Register (CSR,
GSR, BSR)
Data and
RY/BY# High
00
0
µs
tEHQV1 Duration of
Word/Byte
Program
Operation
4,5
4.5
6
Note
7
4.5
6
Note
7
4.5
6
Note
7
µs
tEHQV2 Duration of
Block Erase
Operation
4
0.3
10
0.3
10
0.3
10
sec
NOTES:
CE# is defined as the latter of CE0# or CE1# going low or the first of CE0# or CE1# going high.
1.
Read timings during data program and block erase are the same as for normal read.
2.
Refer to command definition tables for valid address and data values.
3.
Sampled, but not 100% tested.
4.
Data program/block erase durations are measured to valid Status Register data.
5.
Word/byte program operations are typically performed with 1 programming pulse.
6.
Address and data are latched on the rising edge of CE# for all command write operations.
7.
This information will be available in a technical paper. Please call Intel’s Application Hotline or your local Intel sales office
for more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com