| 전자부품 데이터시트 검색엔진 |
|
CDP1823CDX 데이터시트(PDF) 4 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
CDP1823CDX 데이터시트(HTML) 4 Page - Intersil Corporation |
|
4 / 7 page ![]() 6-27 + Dynamic Electrical Specifications At TA = -40 to +85oC, VDD ±5%, tR, tF = 20ns, CL = 100pF PARAMETER SYMBOL VDD (V) LIMITS CDP1823 CDP1823C UNITS (NOTE 2) MIN (NOTE 1) TYP MAX (NOTE 2) MIN (NOTE 1) TYP MAX Read Cycle (See Figure 1) Access Time From Address Change tAA 5 - 275 450 - 275 450 ns 10 - 150 250 - - - ns Access Time From Chip Select tDOA 5 - 150 250 - 150 250 ns 10 - 100 150 - - - ns MRD to Output Active tAM 5 - 150 250 - 150 250 ns 10 - 100 150 - - - ns Data Hold Time After Read tDOH 5 255075255075 ns 10 15 25 40 - - - ns NOTES: 1. Typical values are at TA = 25 oC and nominal voltage. 2. Time required by a limit device to allow for the indicated function. ADDRESS tAA tAM tDOA tDOH MRD CS2, CS3, CS5 CS1, CS4 DATA OUT HIGH IMPEDANCE VALID DATA 90% 10% NOTE: 1. MWR is high during read operation. Timing measurement reference is 0.5 VDD. FIGURE 1. READ CYCLE TIMING DIAGRAM CDP1823, CDP1823C |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |