| 전자부품 데이터시트 검색엔진 |
|
AN3959 데이터시트(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3959 데이터시트(HTML) 31 Page - STMicroelectronics |
|
31 / 65 page ![]() AN3959 Design guidelines for schematic and PCB layout Doc ID 022081 Rev 3 31/65 6.1.7 Recommended power-up and power-down sequence There is no constraint regarding power supply voltages while it is required to release the reset line (RST) only after the master clock (MCLK) is stable, after the power-down (PWDN) is already set high and before any I2C commands. Figure 32. Recommended power-up and power-down sequence 6.2 Layout The following figures illustrate layout recommendations. Figure 33. Snubber network soldered as close as possible to the respective IC pin |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |