 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AN3393 데이터시트(PDF) 90 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3393 데이터시트(HTML) 90 Page - STMicroelectronics |
|
|
90 / 103 page  First-in first-out (FIFO) buffer AN3393 90/103 DocID018750 Rev 4 Figure 28. FIFO_EN connection block diagram 10.2.2 FIFO control register (2Eh) This register is dedicated to FIFO mode selection and watermark configuration. The FMODE[2:0] bits define the selection of the FIFO buffer behavior. Table 97. FIFO enable bit in CTRL_REG6 b7 b6 b5 b4 b3 b2 b1 b0 X FIFO_EN WTM_EN ADD_INC X X X X Table 98. FIFO_CTRL b7 b6 b5 b4 b3 b2 b1 b0 FMODE2 FMODE1 FMODE0 WTMP4 WTMP3 WTMP2 WTMP1 WTMP0 Table 99. FIFO buffer behavior selection FMODE2 FMODE1 FMODE0 FIFO buffer behavior 0 0 0 Bypass mode 0 0 1 FIFO mode 0 1 0 Stream mode 0 1 1 Stream-to-FIFO mode 1 0 0 Bypass-to-Stream mode 1 0 1 Not used 1 1 0 Not used 1 1 1 Bypass-to-FIFO mode |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
