전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AN3393 데이터시트(PDF) 24 Page - STMicroelectronics

부품명 AN3393
상세설명  This document is intended to provide information
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3393 데이터시트(HTML) 24 Page - STMicroelectronics

Back Button AN3393 Datasheet HTML 20Page - STMicroelectronics AN3393 Datasheet HTML 21Page - STMicroelectronics AN3393 Datasheet HTML 22Page - STMicroelectronics AN3393 Datasheet HTML 23Page - STMicroelectronics AN3393 Datasheet HTML 24Page - STMicroelectronics AN3393 Datasheet HTML 25Page - STMicroelectronics AN3393 Datasheet HTML 26Page - STMicroelectronics AN3393 Datasheet HTML 27Page - STMicroelectronics AN3393 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 103 page
background image
Register description
AN3393
24/103
DocID018750 Rev 4
4.10
PEAK1 (19h), PEAK2 (1Ah)
Peak 1 value for State Machine 1, default value: 00h.
Peak 2 value for State Machine 2, default value: 00h.
The peak register stores the highest absolute peak value detected.
The peak value is reset when the REL command occurs or a new initial start occurs.
The value of the peak counter is expressed in two’s complement.
For more information about peak detection refer to Section 8.
4.11
Vector filter coefficients (1Bh-1Eh)
SYNC1
0 = State Machine 1 running normally, 1 = State Machine 1 stopped and
waiting for restart request from State Machine 2.
SYNC2
0 = State Machine 2 running normally, 1 = State Machine 2 stopped and
waiting for restart request from State Machine 1.
INT_SM1
0 = no interrupt on State Machine 1, 1 = State Machine 1 interrupt occurred.
The interrupt signal is reset when the OUTS1 register is read.
INT_SM2
0 = no interrupt on State Machine 2, 1 = State Machine 2 interrupt occurred.
The interrupt signal is reset when OUTS2 register is read.
DOR
The Data OverRun bit indicates when a new set of data has overwritten the
previous set in the output registers.
0 = no overrun, 1 = data overrun.
The overrun bit is automatically cleared when data are read and no new data
have been produced in the meantime.
DRDY
0 = data not ready, 1 = data ready.
New data are ready in the output registers (refer to Section 2.1).
Table 17. STAT register description (continued)
Bit name
Description
Table 18. PEAK1, 2 register description
Bit
b7
b6
b5
b4
b3
b2
b1
b0
Name
PKx_7
PKx_6
PKx_5
PKx_4
PKx_3
PKx_2
PKx_1
PKx_0
Default
00000000
Table 19. VFC register description
Add
Mnemonic
Definition
Default
1Bh
VFC_1
Coefficient 1
00h
1Ch
VFC_2
Coefficient 2
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com