| 전자부품 데이터시트 검색엔진 |
|
AN2846 데이터시트(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN2846 데이터시트(HTML) 32 Page - STMicroelectronics |
|
32 / 35 page ![]() Electromagnetic compatibility (EMC) requirements AN2846 32/35 Doc ID 15130 Rev 1 6.3 IEC 61000 4-5 This standard specifies the behavior of the device when subjected to voltage surges applied on all input pins of the system. For all analog inputs, the coupling method is a 42 Ω serial resistance and a 0.5 µF capacitor. For the DC power line, the coupling is 2 Ω resistor, and 18 µF capacitor. The required voltage surge levels are: ● 1 kV for the input pins with RIN = 2.2 kΩ, ● 2.5 kV for the pin VC when RC = 2.2 kΩ or 1 kV when RC = 500 Ω. The system must continue to operate as intended. Temporary degradation of the performance is acceptable during the test, but the system must recover by itself after the test (B criterion). 6.3.1 Results on input pins When a positive surge voltage of 1 kV is applied on the input resistor RIN, the input active clamp protects the SCLT3-8 input and limits the input voltage at 40 V. The input current reaches 0.45 A. When a negative voltage surge is applied the input diode is biased in forward mode and the current is 0.45 mA (see Figure 42) Figure 42. VIN and IIN behavior Vsurge 0.2kV/div + 1.0 kV VIN IIN 0.45A 0.2A/div 20V/div 40V Vsurge VC IC 0.45A 0.5kV/div 0.2A/div 1V/div 1V -1.0 kV Positive voltage surge Negative voltage surge |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |