3850 datasheet(21/103 Pages) RENESAS

21 / 103 page

Rev.3.01

2003.06.20

page 19 of 98

3850 Group (Spec.H)

Fig. 13 Port block diagram (1) (spec. H)

Port latch

(1) Port P00

(2) Port P01

P01/SOUT2 P-channel output disable bit

P02/SCLK2 P-channel output disable bit

Direction

Port latch

Direction

Port latch

Direction

Port latch

Direction

Port latch

Direction

Port latch

Direction

Port latch

Direction

Port latch

Data bus

Serial I/O2 input

Serial I/O2 output

Serial I/O2 Transmit completion signal

Serial I/O2 port selection bit

(3) Port P02

Serial I/O2 synchronous

clock selection bit

Serial I/O2 port selection bit

Serial I/O2 clock output

Serial I/O2 external clock input

(4) Port P03

Serial I/O2 ready output

SRDY2 output enable bit

(5) Ports P04-P07,P1

(6) Port P20

Port XC switch bit

Oscillator

Port XC switch bit

Port P21

(7) Port P21

Port XC switch bit

Data bus

Sub-clock generating circuit input

(8) Ports P22,P23

Data bus

3850 데이터시트(PDF) 21 Page - Renesas Technology Corp

3850 데이터시트(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL