UPD6466GS datasheet(21/70 Pages) NEC

21 / 70 page

µPD6466

2.3 Power-ON Clear Function

Because the internal status of the IC is undefined on power application, execute power-ON clear by lowering the

PCL pin for the duration described below.

Command setting on power-ON clear is as follows:

•

Clears test mode

•

Default setting of initial status (Refer to 3.14 Initial Status Setting Command.)

•

Clears all character data (12 rows, 24 columns) of video RAM (Display Off Data (FEH)). No data blinks.

•

Video RAM write address (row 0, digit 0)

•

Standard size for all rows as character size (SV1, SV0, SH1, SH0) = (0, 0, 0, 0)

•

All rows specified for output pin selection (OD1, OD0) = (0, 0)

•

Display OFF, LC oscillation ON, blinking OFF

•

Display of each channel OFF

•

No background and framing for all three channels

•

Blue back OFF

•

Low-order (0) bank for character address

The time required for power-ON clear can be calculated by the following expression. Do not input any command

during this time.

t (Time required for power-ON clearing) = tPCLLNote + Video RAM clear time

= 10 (

µs) + 10 (µs) + 12/fOSC (MHz) × 288

fOSC (MHz): LC oscillation frequency or external input clock frequency

Note

Refer to Power-ON Clear Specifications in 6. ELECTRICAL

CHARACTERISTICS.

To clear the video RAM, the dot clock (OSCIN pin) must be input. Be sure to input the clock when the input of an

external clock is selected.

UPD6466GS 데이터시트(PDF) 21 Page - NEC