전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AN3169 데이터시트(PDF) 3 Page - STMicroelectronics

부품명 AN3169
상세설명  Technology performance comparison of Triacs subjected to fast transient voltages
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3169 데이터시트(HTML) 3 Page - STMicroelectronics

  AN3169 Datasheet HTML 1Page - STMicroelectronics AN3169 Datasheet HTML 2Page - STMicroelectronics AN3169 Datasheet HTML 3Page - STMicroelectronics AN3169 Datasheet HTML 4Page - STMicroelectronics AN3169 Datasheet HTML 5Page - STMicroelectronics AN3169 Datasheet HTML 6Page - STMicroelectronics AN3169 Datasheet HTML 7Page - STMicroelectronics AN3169 Datasheet HTML 8Page - STMicroelectronics AN3169 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
AN3169
Triac technologies and immunity
Doc ID 17194 Rev 1
3/12
Figure 3.
“Top” glass technology
Both top and mesa glass technologies are very cost effective. The insulation capability of
glass is very high. This helps to achieve high voltage devices with a limited periphery area.
Mesa glass technology is the cheaper one as this technology uses less silicon area to
withstand reverse voltage. For top technology, the reverse PN junction is terminated on the
upper side of the die thanks to the deep P well. Such dies are bigger for the same active
area than mesa dies. This is the reason why top technology is mainly used for low current
Triacs.
Unfortunately it is not possible to ensure a good operation of a die with glass passivation
when the voltage exceeds its maximum allowed value (VDRM or VRRM parameters). If the
voltage reaches the breakdown value, a current will flow through the die periphery, causing
heat dissipation at the glass-silicon interface. This heat could cause mechanical stress and
damage this interface. The device could then be damaged.
To develop switches able to work up to their breakdown voltage, a planar technology has to
be implemented. Such a technology uses photolithography to terminate the PN junction at
the top of the die, and oxide passivation instead of glass (see Figure 4). There is no more
glass-silicon interface issue. ACST devices use this kind of technology (see Reference 4).
Figure 4.
Planar technology
N+
P
N
P
N
N
N
P
Cathode
Anode
Metalization
Gate
Glass
Metalization
P
N
Cathode
Gate
Anode
P
N
P
Oxyde
Passivation
N
N
P
N
P
N
N
P
N
N



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com