UM0097 datasheet(39/229 Pages) STMICROELECTRONICS

39 / 229 page

UM0097

Peripheral firmware overview

39/229

RCCU_PCLK2Config

Example:

This example illustrates how to set the PCLK2 clock to RCLK / 2.

{

...

RCCU_PCLK2Config (RCCU_RCLK_2);

...

}

RCCU_PLL1Config

Example:

This example illustrates how to set the PLL1 multiplication factor to 20 and the divider factor

to 5.

{

...

RCCU_PLL1Config (RCCU_PLL1_Mul_20, RCCU_Div_5);

...

}

Function Name

RCCU_PCLK2Config

Function Prototype

void RCCU_PCLK2Config(Clock_Div New_Clock);

Behavior Description

This routine is used to select the division factor for RCLK to obtain the

PCLK2 clock for the APB2 peripherals (PCLK2).

Input Parameter

New_Clock: specifies the PCLK2 clock divider value. Refer to Clock

divider parameters on page 30 for more details on the allowed values of

this parameter.

Output Parameter

None

Return Value

None

Required preconditions

None

Called Functions

None

Function Name

RCCU_PLL1Config

Function Prototype

void RCCU_PLL1Config (RCCU_PLL1_Mul New_Mul,

RCCU_PLL_Div New_Div );

Behavior Description

This routine configures the PLL1 division and multiplication factors.

Input Parameter 1

New_Mul: the PLL1 clock multiplication factor. Refer to PLL1

multiplication factors on page 31 for more details on the allowed values

of this parameter.

Input Parameter 2

New_Div: the PLL1 clock division factor. Refer to PLL division factors on

page 32 for more details on the allowed values of this parameter.

Output Parameter

None

Return Value

None

Required preconditions

None

Called Functions

None

UM0097 데이터시트(PDF) 39 Page - STMicroelectronics

UM0097 데이터시트(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL