UPD70F3003A datasheet(15/44 Pages) NEC

15 / 44 page

µPD70F3003A, 70F3025A

Data Sheet U13189EJ3V0DS00

Capacitance (TA = 25

°C, VDD = VSS = 0 V)

Parameter

Symbol

Condition

MIN.

TYP.

MAX.

Unit

Input capacitance

fc = 1 MHz

I/O capacitance

CIO

Pins other than tested pin: 0 V

Output capacitance

Operating Conditions

Operation Mode

Internal Operating Clock Frequency (

φ)

Operating Temperature (TA)

Supply Voltage (VDD)

Direct mode,

2 to 33 MHzNote 1

–40 to +85

°C

5.0 V

± 10%

PLL mode

5 to 33 MHzNote 2

–40 to +85

°C

5.0 V

± 10%

Notes 1. When A/D converter not used.

2. When A/D converter used.

DC Characteristics (TA = –40 to +85

°C, VDD = 5.0 V ± 10%, VSS = 0 V)

(1/2)

Parameter

Symbol

Condition

MIN.

TYP.

MAX.

Unit

Input voltage, high

VIH

Except X1 and Note 1

2.2

VDD + 0.3

Note 1

0.8 VDD

VDD + 0.3

Input voltage, low

VIL

Except X1 and Note 1

–0.5

+0.8

Note 1

–0.5

0.2 VDD

Clock input voltage, high

VXH

0.8 VDD

VDD + 0.5

Clock input voltage, low

VXL

–0.5

0.6

Schmitt trigger input threshold voltage

Note 1, rising

3.0

–

Note 1, falling

2.0

Schmitt trigger input hysteresis width

– VT

–

Note 1

0.5

Output voltage, high

VOH

IOH = –2.5 mA

0.7 VDD

IOH = –100

µAVDD – 0.4

Output voltage, low

VOL

IOC = 2.5 mA

0.45

Input leakage current, high

ILIH

VI = VDD

µA

Input leakage current, low

ILIL

VI = 0 V

–10

µA

Output leakage current, high

ILOH

VO = VDD

µA

Output leakage current, low

ILOL

VO = 0 V

–10

µA

Software pull-up resistor

P35/INTP131/SO3,

Ω

P36/INTP132/SI3,

P37/INTP133/SCK3

UPD70F3003A 데이터시트(PDF) 15 Page - NEC

UPD70F3003A 데이터시트(HTML) 15 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

데이터시트 다운로드

링크 URL