전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM0215 데이터시트(PDF) 52 Page - STMicroelectronics

부품명 PM0215
상세설명  STM32F0xxx Cortex-M0 programming manual
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0215 데이터시트(HTML) 52 Page - STMicroelectronics

Back Button PM0215 Datasheet HTML 48Page - STMicroelectronics PM0215 Datasheet HTML 49Page - STMicroelectronics PM0215 Datasheet HTML 50Page - STMicroelectronics PM0215 Datasheet HTML 51Page - STMicroelectronics PM0215 Datasheet HTML 52Page - STMicroelectronics PM0215 Datasheet HTML 53Page - STMicroelectronics PM0215 Datasheet HTML 54Page - STMicroelectronics PM0215 Datasheet HTML 55Page - STMicroelectronics PM0215 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 91 page
background image
The STM32 Cortex-M0 instruction set
PM0215
52/91
Doc ID 022979 Rev 1
3.5.3
ASRS, LSLS, LSRS and RORS
Arithmetic shift right, logical shift left, logical shift right, and rotate right.
Syntax
ASRS {Rd,} Rm, Rs
ASRS {Rd,} Rm, #imm
LSLS {Rd,} Rm, Rs
LSLS {Rd,} Rm, #imm
LSRS {Rd,} Rm, Rs
LSRS {Rd,} Rm, #imm
RORS {Rd,} Rm, Rs
where:
‘Rd’ is the destination register. If Rd is omitted, it is assumed to take the same value as
Rm.
‘Rm’ is the register holding the value to be shifted
‘Rs’ is the register holding the shift length to apply to the value Rm.
‘imm’ is the shift length. The range of shift lengths depend on the instruction as follows:
ASR: Shift length from 1 to 32
LSL: Shift length from 0 to 31
LSR: Shift length from 1 to 32
Note:
MOVS Rd, Rm is the preferred syntax for LSLS Rd, Rm, #0.
Operation
ASR, LSL, LSR, and ROR perform an arithmetic-shift-left, logical-shift-left, logical-shift-right
or a right-rotation of the bits in the register Rm by the number of places specified by the
immediate imm or the value in the least-significant byte of the register specified by Rs.
For details on what result is generated by the different instructions (see Shift operations on
page 36).
Restrictions
In these instructions, Rd, Rm, and Rs must only specify R0-R7. For non-immediate
instructions, Rd and Rm must specify the same register..
Condition flags
These instructions:
Update the N and Z flags according to the result
The C flag is updated to the last bit shifted out, except when the shift length is 0 (see
Shift operations on page 36).
Examples
ASRS
R7, R5, #9
; Arithmetic shift right by 9 bits
LSLS
R1, R2, #3
; Logical shift left by 3 bits with flag update
LSRS
R4, R5, #6
; Logical shift right by 6 bits
RORS
R4, R4, R6
; Rotate right by the value in the bottom byte of R6.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com