전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

LTC1090CSW 데이터시트(PDF) 14 Page - Linear Technology

부품명 LTC1090CSW
상세설명  Single Chip 10-Bit Data Acquisition System
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC1090CSW 데이터시트(HTML) 14 Page - Linear Technology

Back Button LTC1090CSW Datasheet HTML 10Page - Linear Technology LTC1090CSW Datasheet HTML 11Page - Linear Technology LTC1090CSW Datasheet HTML 12Page - Linear Technology LTC1090CSW Datasheet HTML 13Page - Linear Technology LTC1090CSW Datasheet HTML 14Page - Linear Technology LTC1090CSW Datasheet HTML 15Page - Linear Technology LTC1090CSW Datasheet HTML 16Page - Linear Technology LTC1090CSW Datasheet HTML 17Page - Linear Technology LTC1090CSW Datasheet HTML 18Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 28 page
background image
14
LTC1090
1090fc
4. CS Low During Conversion
In the normal mode of operation, CS is brought high
during the conversion time (see Figure 3). The serial port
ignores any SCLK activity while CS is high. The LTC1090
will also operate with CS low during the conversion. In this
mode, SCLK must remain low during the conversion as
shown in Figure 4. After the conversion is complete, the
DOUT line will become active with the first output bit. Then
the data transfer can begin as normal.
5. Microprocessor Interfaces
The LTC1090 can interface directly (without external hard-
ware) to most popular microprocessor (MPU) synchronous
Figure 3. CS High During Conversion
Figure 4. CS Low During Conversion
APPLICATIO S I FOR ATIO
LTC1090 • AI09
B9
SHIFT RESULT OUT
AND NEW ADDRESS IN
B8
B7
B6
B5
B4
B3
B2
B1
B0
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
ODD/
SIGN
SGL/
DIFF
SEL
1
DOUT
SCLK
SEL
0
UNI MSBF WL1 WL0
ODD/
SIGN
SGL/
DIFF
SEL
1
SEL
0
UNI MSBF WL1 WL0
tSMPL
SAMPLE
ANALOG
INPUT
40 TO 44 ACLK CYCLES
SHIFT
MUX
ADDRESS
IN
DIN
CS
DON’T CARE
LTC1090 • AI10
B9
SHIFT RESULT OUT
AND NEW ADDRESS IN
B8
B7
B6
B5
B4
B3
B2
B1
B0
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
ODD/
SIGN
SGL/
DIFF
SEL
1
SCLK
DOUT
SEL
0
UNI MSBF WL1 WL0
ODD/
SIGN
SGL/
DIFF
SEL
1
SEL
0
UNI MSBF WL1 WL0
tSMPL
SAMPLE
ANALOG
INPUT
40 TO 44 ACLK CYCLES
SCLK MUST REMAIN LOW
SHIFT
MUX
ADDRESS
IN
DIN
CS
DON’T CARE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com