전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC1090CSW 데이터시트(PDF) 6 Page - Linear Technology

부품명 LTC1090CSW
상세설명  Single Chip 10-Bit Data Acquisition System
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC1090CSW 데이터시트(HTML) 6 Page - Linear Technology

Back Button LTC1090CSW Datasheet HTML 2Page - Linear Technology LTC1090CSW Datasheet HTML 3Page - Linear Technology LTC1090CSW Datasheet HTML 4Page - Linear Technology LTC1090CSW Datasheet HTML 5Page - Linear Technology LTC1090CSW Datasheet HTML 6Page - Linear Technology LTC1090CSW Datasheet HTML 7Page - Linear Technology LTC1090CSW Datasheet HTML 8Page - Linear Technology LTC1090CSW Datasheet HTML 9Page - Linear Technology LTC1090CSW Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
6
LTC1090
1090fc
PI FU CTIO S
#
PIN
FUNCTION
DESCRIPTION
1-8
CH0 to CH7
Analog Inputs
The analog inputs must be free of noise with respect to AGND.
9
COM
Common
The common pin defines the zero reference point for all single ended inputs. It must be free
of noise and is usually tied to the analog ground plane.
10
DGND
Digital Ground
This is the ground for the internal logic. Tie to the ground plane.
11
AGND
Analog Ground
AGND should be tied directly to the analog ground plane.
12
V –
Negative Supply
Tie V– to most negative potential in the circuit. (Ground in single supply applications.)
13,14
REF –, REF+
Reference Inputs
The reference inputs must be kept free of noise with respect to AGND.
15
CS
Chip Select Input
A logic low on this input enables data transfer.
16
DOUT
Digital Data Output
The A/D conversion result is shifted out of this output.
17
DIN
Data Input
The A/D configuration word is shifted into this input.
18
SCLK
Shift Clock
This clock synchronizes the serial data transfer.
19
ACLK
A/D Conversion Clock
This clock controls the A/D conversion process.
20
VCC
Positive Supply
This supply must be kept free of noise and ripple by bypassing directly to the analog ground
plane.
BLOCK DIAGRA
DIN
17
DOUT
16
SCLK
18
LTC1090 • BD01
CH0
1
CH1
2
CH2
3
CH3
4
CH4
5
CH5
6
CH6
7
CH7
8
COM
9
VCC
20
INPUT SHIFT
REGISTER
OUTPUT
SHIFT
REGISTER
CS
15
ACLK
19
CONTROL
AND
TIMING
10-BIT
SAR
SAMPLE
AND HOLD
ANALOG
INPUT
MUX
COMP
REF –
13
10-BIT
CAPACITIVE
DAC
REF+
V–
12
AGND
11
DGND
10
14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com