전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74HC_HCT4053 데이터시트(PDF) 18 Page - NXP Semiconductors

부품명 74HC_HCT4053
상세설명  Triple 2-channel analog multiplexer/demultiplexer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC_HCT4053 데이터시트(HTML) 18 Page - NXP Semiconductors

Back Button 74HC_HCT4053_15 Datasheet HTML 14Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 15Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 16Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 17Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 18Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 19Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 20Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 21Page - NXP Semiconductors 74HC_HCT4053_15 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 32 page
background image
74HC_HCT4053
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 8 — 19 July 2012
18 of 32
NXP Semiconductors
74HC4053; 74HCT4053
Triple 2-channel analog multiplexer/demultiplexer
[1]
tpd is the same as tPHL and tPLH.
[2]
ton is the same as tPZH and tPZL.
[3]
toff is the same as tPHZ and tPLZ.
[4]
CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD  VCC2  fi  N + {(CL +Csw)  VCC2  fo} where:
fi = input frequency in MHz;
fo = output frequency in MHz;
N = number of inputs switching;
{(C
L +Csw)  VCC
2
 f
o} = sum of outputs;
CL = output load capacitance in pF;
Csw = switch capacitance in pF;
VCC = supply voltage in V.
toff
turn-off time
E to Vos; RL =1 k; see Figure 14
[3]
VCC = 4.5 V; VEE = 0 V
--66
ns
VCC = 4.5 V; VEE = 4.5 V
-
-
47
ns
Sn to Vos; RL =1 k; see Figure 14
[3]
VCC = 4.5 V; VEE = 0 V
--66
ns
VCC = 4.5 V; VEE = 4.5 V
-
-
47
ns
Table 10.
Dynamic characteristics for 74HCT4053 …continued
GND = 0 V; tr =tf =6ns; CL = 50 pF; for test circuit see Figure 15.
Vis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.
Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Fig 13. Input (Vis) to output (Vos) propagation delays
001aad555
tPLH
tPHL
50 %
50 %
Vis input
Vos output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com