| 전자부품 데이터시트 검색엔진 |
|
S1004 데이터시트(PDF) 32 Page - Seiko Instruments Inc |
|
|
|||||||||||||||||||||||||||||
S1004 데이터시트(HTML) 32 Page - Seiko Instruments Inc |
|
32 / 42 page ![]() BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) VOLTAGE DETECTOR WITH SENSE PIN S-1004 Series Rev.2.1_00 Seiko Instruments Inc. 32 17. Release delay time (tRESET) vs. Power supply voltage (VDD) S-1004Cx10 Ta = +25°C, CD = 4.7 nF 8.0 6.0 10.0 2.0 4.0 11 15 VDD [V] 14 13 12 16 0.0 1 s tRESET VIH*1 SENSE pin voltage Output voltage VIL*2 VDD VSS VDD 90% *1. VIH = 10 V *2. VIL = 0.95 V Figure 36 Test Condition of Release Delay Time VDD VDD VSS OUT R 100 k Ω SENSE P.G. Oscilloscope CD CD VDD VDD VSS OUT SENSE P.G. Oscilloscope CD CD Figure 37 Test Circuit of Release Delay Time Figure 38 Test Circuit of Release Delay Time (Nch open-drain output product) (CMOS output product) Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |