전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DB929B 데이터시트(PDF) 33 Page - CML Microcircuits

부품명 DB929B
상세설명  Full Data Packet Framing
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CMLMICRO [CML Microcircuits]
홈페이지  http://www.cmlmicro.com
Logo CMLMICRO - CML Microcircuits

DB929B 데이터시트(HTML) 33 Page - CML Microcircuits

Back Button DB929B Datasheet HTML 29Page - CML Microcircuits DB929B Datasheet HTML 30Page - CML Microcircuits DB929B Datasheet HTML 31Page - CML Microcircuits DB929B Datasheet HTML 32Page - CML Microcircuits DB929B Datasheet HTML 33Page - CML Microcircuits DB929B Datasheet HTML 34Page - CML Microcircuits DB929B Datasheet HTML 35Page - CML Microcircuits DB929B Datasheet HTML 36Page - CML Microcircuits DB929B Datasheet HTML 37Page - CML Microcircuits Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 51 page
background image
4-Level FSK Modem Data Pump
Page 33 of 50
MX929B PRELIMINARY INFORMATION
©2001 MX-COM, INC.
www.mxcom.com Tel: 800 638 5577 336 744 5050
Fax: 336 744 5054
Doc. # 20480171.003
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
5. Application
5.1
Transmit Frame Example
The operations needed to transmit a single Frame consisting of Symbol and Frame Sync sequences, and one
each Header, Intermediate and Last blocks are provided below:
1. Ensure that the Control Register has been loaded with a suitable CKDIV value, that the IRQEN and
RX
/
TX
bits of the Mode Register are '1', the RXEYE, PSAVE, and SSIEN bits are '0', and the INVSYM bit
is set appropriately.
2. Read the Status Register to ensure that the BFREE bit is '1', then write 6 Symbol Sync bytes (a preamble)
to the Data Block Buffer and a T24S task to the Command Register.
3. Wait for an interrupt from the modem, read the Status Register; the IRQ and BFREE bits should be '1' and
the IBEMPTY bit should be '0'.
4. Write the 6 byte Frame Sync to the Data Block Buffer and a T24S task to the Command Register.
5. Wait for an interrupt from the modem, read the Status Register; the IRQ and BFREE bits should be '1' and
the IBEMPTY bit should be '0'.
6. Write 3 Station ID bytes to the Data Block Buffer and a TSID task to the Command Register.
7. Wait for an interrupt from the modem, read the Status Register; the IRQ and BFREE bits should be '1' and
the IBEMPTY bit should be '0'.
8. Write 10 Header Block bytes to the Data Block Buffer and a THB task to the Command Register.
9. Wait for an interrupt from the modem, read the Status Register; the IRQ and BFREE bits should be '1' and
the IBEMPTY bit should be '0'.
10. Write 12 Intermediate Block bytes to the Data Block Buffer and a TIB task to the Command Register.
11. Wait for an interrupt from the modem, read the Status Register; the IRQ and BFREE bits should be '1' and
the IBEMPTY bit should be '0'.
12. Write 8 Last Block bytes to the Data Block Buffer and a TLB task to the Command Register.
13. Wait for an interrupt from the modem, read the Status Register; the IRQ and BFREE bits should be ‘1’ and
the IBEMPTY bit should be ‘0’.
14. Wait for another interrupt from the modem, read the Status Register; the IRQ, BFREE and IBEMPTY bits
should be '1'.
Notes:
1. The final symbol of the frame will start to appear approximately 2 symbol times after the Status Register
IBEMPTY bit goes to '1'; a further 16 symbol times should be allowed for the symbol to pass completely
through the RRC filter.
2. The SSYM bits of the Mode Register may be altered at any time to change the transmitted ‘S’ symbols. If
a timing reference is required, then setting the Mode Register SSIEN bit to ‘1’ will cause a
PC interrupt
after every ‘S’ symbol transmitted, in which case the
PC will have to distinguish between interrupts caused
by the BFREE bit going to ‘1’, and those caused by the SRDY bit being set to ‘1’.
3. Figure 19 and Figure 20 illustrate the host
PC routines needed to send a single Frame consisting of
Symbol and Frame Sync patterns, a Station ID Block, a Header block, and any number of Intermediate
blocks and one Last Block. It is assumed that the Tx Interrupt Service Routine Figure 20 is called every
time the MX929B
IRQ output line goes low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com