전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

M1008G-P28-R 데이터시트(PDF) 5 Page - Unisonic Technologies

부품명 M1008G-P28-R
상세설명  16-BIT CCD/CIS ANALOG SIGNAL PROCESSOR
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  UTC [Unisonic Technologies]
홈페이지  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

M1008G-P28-R 데이터시트(HTML) 5 Page - Unisonic Technologies

  M1008G-P28-R Datasheet HTML 1Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 2Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 3Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 4Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 5Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 6Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 7Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 8Page - Unisonic Technologies M1008G-P28-R Datasheet HTML 9Page - Unisonic Technologies Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
M1008
Preliminary
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
5 of 11
www.unisonic.com.tw
QW-R502-434.a
TIMING SPECIFICATION
PARAMETER
SYMBOL
TEST CONDITION
MIN
TYP
MAX
UNIT
3-Channel Pixel Rate
tPRA
100
ns
2-Channel Pixel Rate
tPRB
66
ns
1-Channel Pixel Rate
tPRC
40
ns
ADCCLK Pulse Width
tADCLK
16
ns
CDSCLK1 Pulse Width
tC1
12
ns
CDSCLK2 Pulse Width
tC2
12
ns
CDSCLK1 Falling to CDSCLK2 Rising
tC1C2
0
ns
ADCCLK Rising to CDSCLK1 Falling
tADC1
0
ns
ADCCLK Rising to CDSCLK2 Falling
tADC2
0
ns
Analog Sampling Delay
tAD
5
ns
3-CHANNEL Mode Only
CDSCLK2 Falling to CDSCLK1 Rising
taC2C1
30
ns
CDSCLK2 Falling to ADCCLK Rising
taC2ADR
30
ns
2-CHANNEL Mode Only
CDSCLK2 Falling to ADCCLK Rising
tbC2ADR
30
ns
CDSCLK1 Rising to ADCCLK Rising
tbC1ADR
15
ns
CDSCLK2 Falling to CDSCLK1 Rising
tbC2C1
15
ns
1-CHANNEL Mode Only
CDSCLK2 Falling to ADCCLK Rising
tcC2ADR
20
ns
CDSCLK1 Rising to ADCCLK Falling
tcC1ADF
0
ns
CDSCLK2 Falling to CDSCLK1 Rising
tcC2C1
15
ns
SERIAL INTERFACE
Maximum SCLK Frequency
fSCLK
10
MHz
SLOAD to SCLK Setup Time
tLS
10
ns
SCLK to SLOAD Hold Time
tLH
10
ns
SDATA to SCLK Rising Setup Time
tDS
10
ns
SCLK Rising to SDARA Hold Time
tDH
10
ns
Falling to SDATA Valid
tRDV
10
ns
DATA OUTPUT
Output Delay
tOD
8
ns
Latency(Pipeline Delay)
9
Cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com