| 전자부품 데이터시트 검색엔진 |
|
TAS2553 데이터시트(PDF) 26 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS2553 데이터시트(HTML) 26 Page - Texas Instruments |
|
26 / 58 page ![]() WCLK BCLK DOUT DIN tH(BCLK) th(ws) tL(BCLK) ts(ws) th(ws) td(DO-BCLK) th(ws) ts(DI) th(DI) WCLK BCLK DOUT DIN td(WS) td(WS) td(DO-BCLK) ts(DI) th(DI) TAS2553 SLAS978B – SEPTEMBER 2013 – REVISED FEBRUARY 2014 www.ti.com 7.4.1.6 DSP Timing All specifications at 25°C, IOVDD = 1.8 V NOTE All timing specifications are measured at characterization but not tested at final test. Figure 42. DSP Timing in Master Mode Table 7. DSP Timing in Master Mode (see Figure 42) IOVDD=1.8V IOVDD=3.3V PARAMETER UNIT MIN MAX MIN MAX td(WS) WCLK delay 30 20 ns td(DO-BCLK) BCLK to DOUT delay 40 20 ns ts(DI) DIN setup 8 8 ns th(DI) DIN hold 8 8 ns tr Rise time 4 4 ns tf Fall time 4 4 ns Figure 43. DSP Timing in Slave Mode 26 Submit Documentation Feedback Copyright © 2013–2014, Texas Instruments Incorporated Product Folder Links: TAS2553 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |