전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC17C44 데이터시트(PDF) 62 Page - Microchip Technology

부품명 PIC17C44
상세설명  High-Performance 8-Bit CMOS EPROM/ROM Microcontroller
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC17C44 데이터시트(HTML) 62 Page - Microchip Technology

Back Button PIC17C44 Datasheet HTML 58Page - Microchip Technology PIC17C44 Datasheet HTML 59Page - Microchip Technology PIC17C44 Datasheet HTML 60Page - Microchip Technology PIC17C44 Datasheet HTML 61Page - Microchip Technology PIC17C44 Datasheet HTML 62Page - Microchip Technology PIC17C44 Datasheet HTML 63Page - Microchip Technology PIC17C44 Datasheet HTML 64Page - Microchip Technology PIC17C44 Datasheet HTML 65Page - Microchip Technology PIC17C44 Datasheet HTML 66Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 240 page
background image
PIC17C4X
DS30412C-page 62
© 1996 Microchip Technology Inc.
9.4.1
PORTE AND DDRE REGISTER
PORTE is a 3-bit bi-directional port. The corresponding
data direction register is DDRE. A '1' in DDRE config-
ures the corresponding port pin as an input. A '0' in the
DDRE register configures the corresponding port pin
as an output. Reading PORTE reads the status of the
pins, whereas writing to it will write to the port latch.
PORTE is multiplexed with the system bus. When
operating as the system bus, PORTE contains the con-
trol signals for the address/data bus (AD15:AD0).
These control signals are Address Latch Enable (ALE),
Output Enable (OE), and Write (WR). The control sig-
nals OE and WR are active low signals. The timing for
the system bus is shown in the Electrical Characteris-
tics section.
Note:
This port is configured as the system bus
when the device’s configuration bits are
selected to Microprocessor or Extended
Microcontroller modes. In the two other
microcontroller modes, this port is a gen-
eral purpose I/O.
Example 9-4 shows the instruction sequence to initial-
ize PORTE. The Bank Select Register (BSR) must be
selected to Bank 1 for the port to be initialized.
EXAMPLE 9-4:
INITIALIZING PORTE
MOVLB
1
;
Select Bank 1
CLRF
PORTE
;
Initialize PORTE data
;
latches before setting
;
the data direction
;
register
MOVLW
0x03
;
Value used to initialize
;
data direction
MOVWF
DDRE
;
Set RE<1:0> as inputs
;
RE<2> as outputs
;
RE<7:3> are always
;
read as '0'
FIGURE 9-8:
PORTE BLOCK DIAGRAM (IN I/O PORT MODE)
Note: I/O pins have protection diodes to VDD and Vss.
Q
D
CK
TTL
0
1
Q
D
CK
R
S
Input
Buffer
Port
Data
Data Bus
RD_PORTE
WR_PORTE
RD_DDRE
WR_DDRE
EX_EN
CNTL
DRV_SYS
SYS BUS
Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com