PIC17C752-08SLASHCL datasheet(149/328 Pages) MICROCHIP

부품명	PIC17C752-08/CL

상세설명	High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D

PDF	328 Pages

Scroll/Zoom	100%

제조업체	MICROCHIP [Microchip Technology]

홈페이지	http://www.microchip.com

Logo

149 / 328 page

DS30289A-page 149

PIC17C7XX

15.2.5

MASTER MODE

Master mode of operation is supported by interrupt

generation on the detection of the START and STOP

conditions. The STOP (P) and START (S) bits are

cleared from a reset or when the MSSP module is dis-

abled. Control of the I2C bus may be taken when the P

bit is set, or the bus is idle with both the S and P bits

clear.

In master mode, the SCL and SDA lines are manipu-

lated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit,

SSPIF, to be set (SSP Interrupt if enabled):

• START condition

• STOP condition

• Data transfer byte transmitted/received

• Acknowledge transmit

• Repeated Start

FIGURE 15-20: SSP BLOCK DIAGRAM (I2C MASTER MODE)

Read

Write

SSPSR

Start bit, Stop bit,

Start bit detect,

SSPBUF

Internal

data bus

Set/Reset, S, P, WCOL (SSPSTAT)

shift

clock

MSb

LSb

SDA

Acknowledge

Generate

Stop bit detect

Write collision detect

Clock Arbitration

State counter for

end of XMIT/RCV

SCL

SCL in

Bus Collision

SDA in

SSPADD<6:0>

Baud

Set SSPIF, BCLIF

Reset ACKSTAT, PEN (SSPCON2)

rate

generator

SSPM3:SSPM0

PIC17C752-08/CL 데이터시트(PDF) 149 Page - Microchip Technology

PIC17C752-08/CL 데이터시트(HTML) 149 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL