DLPR910

GND

OE/RESET

VCCINT

VCCO

CLK

CE

CF

CEO

DO

EN_EXT_SEL

REV_SEL0

REV_SEL1

TCK

TDI

TDO

TMS

VCCJ

DLPR910

www.ti.com

DLPS065A – SEPTEMBER 2015 – REVISED OCTOBER 2015

7 Detailed Description

7.1 Overview

The configuration bit stream stored in the DLPR910 supports reliable operation of the DLPC910 and the

DLP9000XFLS DMD. The DLPC910 digital controller loads this configuration bit stream from the DLPR910.

7.2 Functional Block Diagram

Figure 1. System Block Diagram

7.3 Feature Description

7.3.1 Data Interface

7.3.1.1 Data Outputs

The DLPR910 is configured for serial mode operation, where D0 is the data output pin. D0 output pin provides a

serial connection to the DLPC910, where the configuration is read out by the DLPC910.

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: DLPR910