전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

USB3320 데이터시트(PDF) 11 Page - Microchip Technology

부품명 USB3320
상세설명  Highly Integrated Full Featured Hi-Speed USB 2.0 ULPI Transceiver
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

USB3320 데이터시트(HTML) 11 Page - Microchip Technology

Back Button USB3320 Datasheet HTML 7Page - Microchip Technology USB3320 Datasheet HTML 8Page - Microchip Technology USB3320 Datasheet HTML 9Page - Microchip Technology USB3320 Datasheet HTML 10Page - Microchip Technology USB3320 Datasheet HTML 11Page - Microchip Technology USB3320 Datasheet HTML 12Page - Microchip Technology USB3320 Datasheet HTML 13Page - Microchip Technology USB3320 Datasheet HTML 14Page - Microchip Technology USB3320 Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 70 page
background image
 2014-2015 Microchip Technology Inc.
DS00001792B-page 11
USB3320
4.2
Clock Specifications
Note 4-3
The Suspend Recovery Time is measured from the start of the REFCLK to when the USB3320 de-
asserts DIR.
4.3
ULPI Interface Timing
Note 4-4
REFCLK
does not need to be aligned in any way to the ULPI signals.
TABLE 4-2:
ULPI CLOCK SPECIFICATIONS
Parameter
Symbol
Condition
MIN
TYP
MAX
Units
Suspend Recovery Time
Note 4-3
TSTART
26MHz REFCLK
1.03
2.28
ms
12MHz REFCLK
2.24
3.49
ms
52MHz REFCLK
0.52
1.77
ms
24MHz REFCLK
1.12
2.37
ms
19.2MHz REFCLK
1.40
2.65
ms
27MHz REFCLK
1.00
2.25
ms
38.4MHz REFCLK
0.70
1.95
ms
13MHz REFCLK
2.07
3.32
ms
PHY Preparation Time
TPREP
60MHz REFCLK
ULPI Input Clock Mode
0.40.450.5
ms
CLKOUT
Duty Cycle
DCCLKOUT
ULPI Input Clock Mode
45
55
%
REFCLK
Duty Cycle
DCREFCLK
20
80
%
REFCLK
Frequency Accuracy
FREFCLK
-500
+500
PPM
Note:
The USB3320 uses the AutoResume feature, Section 6.2.4.4, to allow a host start-up time of less than
1ms.
TABLE 4-3:
ULPI INTERFACE TIMING
Parameter
Symbol
Condition
MIN
TYP
MAX
60MHz ULPI Output Clock
Note 4-4
Setup time (STP, data in)
TSC, TSD Model-specific REFCLK
5.0
ns
Hold time (STP, data in)
THC, THD Model-specific REFCLK
0.0
ns
Output delay (control out, 8-bit data out)
TDC, TDD Model-specific REFCLK
1.0
3.5
ns
60MHz ULPI Input Clock
Setup time (STP, data in)
TSC, TSD 60MHz REFCLK
1.5
ns
Hold time (STP, data in)
THC, THD 60MHz REFCLK
-0.5
ns
Output delay (control out, 8-bit data out)
TDC, TDD 60Mhz REFCLK
1.5
6.0
ns
Note:
VDD18 = 1.6 to 2.0V; VSS = 0V; TA = -40°C to +85°C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com