 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SPEAR320S 데이터시트(PDF) 103 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S 데이터시트(HTML) 103 Page - STMicroelectronics |
|
|
103 / 113 page  SPEAr320S Timing requirements Doc ID 022508 Rev 2 103/113 5.16.2 SPI slave mode timings 5.17 SPP timing characteristics This section describes the timing characteristics of the standard parallel port (SPP). Figure 36. SPP timing waveform 5.18 UART timing characteristics Figure 37. UART transmit and receive waveform Table 78. SSP timing characteristics (slave mode) Symbol Parameters Min Max Unit TSSP_CLK SSP_CLK_IN input clock period TPCLK*12 254*256*TPCLK ns TSSP_CLKHigh SSP_SCK high pulse TSSP_CLK/2 TSSP_CLKLow SSP_SCK low pulse TSSP_CLK/2 TSU Data input setup time 4*TPCLK TH Data input hold time 0 TD Data output delay 3*TPCLK 4*TPCLK tSTRB SPP_DATAx Valid data tDS tDV tSELIN SPP_SELINn SPP_STRBn SPP_ACKn tACK SPP_BUSY Data read by CPU tSA tSB tSELIN tINIT SPP_AUTOFDn Auto Line Feed (can be used as 9th data/parity bit) SPP_INITn B0 B1 Start bit UARTTXD UARTRXD Stop Bit B2-- - B7 Pbit tBIT tBIT tBIT tBIT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
