전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F401 데이터시트(PDF) 83 Page - STMicroelectronics

부품명 STM32F401
상세설명  Up to 12 communication interfaces
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F401 데이터시트(HTML) 83 Page - STMicroelectronics

Back Button STM32F401 Datasheet HTML 79Page - STMicroelectronics STM32F401 Datasheet HTML 80Page - STMicroelectronics STM32F401 Datasheet HTML 81Page - STMicroelectronics STM32F401 Datasheet HTML 82Page - STMicroelectronics STM32F401 Datasheet HTML 83Page - STMicroelectronics STM32F401 Datasheet HTML 84Page - STMicroelectronics STM32F401 Datasheet HTML 85Page - STMicroelectronics STM32F401 Datasheet HTML 86Page - STMicroelectronics STM32F401 Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 135 page
background image
DocID025644 Rev 3
83/135
STM32F401xD STM32F401xE
Electrical characteristics
114
IDD(PLL)(4)
PLL power consumption on VDD
VCO freq = 192 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLL)(4)
PLL power consumption on
VDDA
VCO freq = 192 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared
between PLL and PLLI2S.
2. Guaranteed by design, not tested in production.
3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.
4. Guaranteed by characterization, not tested in production.
Table 41. Main PLL characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 42. PLLI2S (audio PLL) characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLLI2S_IN
PLLI2S input clock(1)
0.95(2)
12.10
MHz
fPLLI2S_OUT
PLLI2S multiplier output clock
-
-
216
fVCO_OUT
PLLI2S VCO output
192
-
432
tLOCK
PLLI2S lock time
VCO freq = 192 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300
Jitter(3)
Master I2S clock jitter
Cycle to cycle at
12.288 MHz on
48 KHz period,
N=432, R=5
RMS
-
90
-
peak
to
peak
-
±280
-
ps
Average frequency of
12.288 MHz
N = 432, R = 5
on 1000 samples
-90
-
WS I2S clock jitter
Cycle to cycle at 48 KHz
on 1000 samples
-
400
-
IDD(PLLI2S)(4)
PLLI2S power consumption on
VDD
VCO freq = 192 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLLI2S)(4)
PLLI2S power consumption on
VDDA
VCO freq = 192 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design, not tested in production.
3. Value given with main PLL running.
4. Guaranteed by characterization, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com