VS6955CA datasheet(13/90 Pages) STMICROELECTRONICS

13 / 90 page

DocID028071 Rev 2

13/90

VS6955CA

Functional description

remain at LP-00. If this state is entered from streaming then the data pads go to LP-11 at the

end of the current frame. The internal video timing is reset to the start of a video frame in

preparation for the enabling of active video. The values of the serial interface registers such

as exposure and gain are preserved. The system clock must remain active when

communicating with the sensor.

This state is entered by releasing the device from hard reset by writing 0x00 to the mode

control register (0x0100) or commanding a soft reset by writing 0x01 to the software reset

Note:

After a soft reset or the transition of XSHUTDOWN to high, all registers are returned to their

default values.

3.1.4

Streaming

The VS6955CA streams live video. This mode is entered by writing 0x01 to the mode

control register (0x0100).

3.2

Power management

3.2.1

Power-up procedure

The digital and analog supply voltages can be powered up in any order, for example, VDIG

then VANA or VANA then VDIG.

On power-up the on-chip power-on reset cell ensures that the CCI register values are

initialized correctly to their default values.

The EXTCLK clock can either be initially low and then enabled during software standby

mode or EXTCLK can be a free running clock.

The power-up sequence timing constraints are shown in Table 4.

Table 4. Power-up sequence timing constraints

Symbol

Parameter

Min.

Max.

Units

VANA rising – VDIG rising

VANA and VDIG may rise in any

order. The rising separation can

vary from 0 ns to indefinite.

VDIG rising – VANA rising

VDIG / VANA rising –

XSHUTDOWN rising

XSHUTDOWN must rise later

than or coincident with the later

rising supply (VDIG or VANA)

µs

XSHUTDOWN – First I2C

transaction

28,500

EXTCLK cycles

Minimum number of EXTCLK cycles

prior to the first I2C transaction

28,500

EXTCLK cycles

PLL start up/lock time

Entering streaming mode – First

frame start sequence (fixed part)

-10

Entering streaming mode – First

frame start sequence (variable part)

= Integration time

fine_integration_

time_min

VS6955CA 데이터시트(PDF) 13 Page - STMicroelectronics

VS6955CA 데이터시트(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL