전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MB9B520M 데이터시트(PDF) 85 Page - SPANSION

부품명 MB9B520M
상세설명  This document states the current technical specifications regarding
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo SPANSION - SPANSION

MB9B520M 데이터시트(HTML) 85 Page - SPANSION

Back Button MB9B520M Datasheet HTML 81Page - SPANSION MB9B520M Datasheet HTML 82Page - SPANSION MB9B520M Datasheet HTML 83Page - SPANSION MB9B520M Datasheet HTML 84Page - SPANSION MB9B520M Datasheet HTML 85Page - SPANSION MB9B520M Datasheet HTML 86Page - SPANSION MB9B520M Datasheet HTML 87Page - SPANSION MB9B520M Datasheet HTML 88Page - SPANSION MB9B520M Datasheet HTML 89Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 113 page
background image
D a t a S h e e t
82
MB9B520M_DS706-00048-3v0-E, March 18, 2015
CONFIDENTIAL
5.
12-bit A/D Converter
・Electrical characteristics for the A/D converter
(VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = AVRL = 0V, TA = - 40°C to + 105°C)
Parameter
Symbol
Pin
name
Value
Unit
Remarks
Min
Typ
Max
Resolution
-
-
-
-
12
bit
Integral Nonlinearity
-
-
-
± 1.5
± 4.5
LSB
AVRH = 2.7 V
to 5.5 V
Differential Nonlinearity
-
-
-
± 1.7
± 2.5
LSB
Zero transition voltage
VZT
ANxx
-
± 10
± 15
mV
Full-scale transition
voltage
VFST
ANxx
-
AVRH ± 5 AVRH ± 15
mV
Conversion time
-
-
0.8*
1
-
-
μs
AVCC 4.5 V
1.0*
1
-
-
AVCC < 4.5 V
Sampling time*
2
tS
-
0.24
-
10
μs
AVCC 4.5 V
0.3
-
AVCC < 4.5 V
Compare clock cycle*
3
tCCK
-
40
-
1000
ns
AVCC 4.5 V
50
-
AVCC < 4.5 V
State transition time to
operation permission
tSTT
-
-
-
1.0
μs
Analog input capacity
CAIN
-
-
-
9.7
pF
Analog input resistor
RAIN
-
-
-
1.7
AVCC ≥ 4.5 V
2.4
AVCC < 4.5 V
Interchannel disparity
-
-
-
-
4
LSB
Analog port input current
-
ANxx
-
-
5
μA
Analog input voltage
-
ANxx
AVRL
-
AVRH
V
Reference voltage
-
AVRH
2.7
-
AVCC
V
-
AVRL
AVSS
-
AVSS
V
*1: The conversion time is the value of sampling time (tS) + compare time (tC).
The condition of the minimum conversion time is the following.
AVCC ≥ 4.5 V, HCLK=50 MHz
sampling time: 240 ns, compare time: 560 ns
AVCC < 4.5 V, HCLK=40 MHz
sampling time: 300 ns, compare time: 700 ns
Ensure that it satisfies the value of the sampling time (tS) and compare clock cycle (tCCK).
For setting of the sampling time and compare clock cycle, see "Chapter 1-1: A/D Converter" in "FM3 Family
PERIPHERAL MANUAL Analog Macro Part".
The register settings of the A/D Converter are reflected in the operation according to the APB bus clock
timing.
For the number of the APB bus to which the A/D Converter is connected, see "Block Diagram".
The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.
*2: A necessary sampling time changes by external impedance.
Ensure that it sets the sampling time to satisfy (Equation 1).
*3: The compare time (tC) is the value of (Equation 2).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com